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ABSTRACT 
The objective of this thesis was to develop a method for 
measuring integrated bipolar transistors forming part of an integrated 
circuit chip. These integrated circuits were produced at Plessey, Caswell. 
The measurement technique was then used to investigate the validity of the 
equivalent circuit at present used by Plessey's, over the frequency range 
up to and beyond f T' The measuring system was based on the Hewlett 
Packard microwave network analyser. 
A computer aided correction program has been implemented for 
calibrating the measuring system. This establishes the measurement plane 
at the terminals of the device, eliminating all the parasitic components. 
For calibrating the measuring system, purpose made standards of 
chip size were made. Ideally one of these would be a perfect matched 
load. This is difficult to achieve at microwave frequencies. Instead, 
a thin-film resistor was used. This was characterized and its frequency 
dependence taken into account in the calibration program. 
Using the above computer aided system, the complex S-parameters 
of the integrated bipolar transistors were measured at several bias 
conditions. Optimization was used to obtain values for the equivalent 
circuit from the measured S-parameters. 
An appropriate objective function with suitable boundary 
conditions has been formulated in terms of the measured S-parameters and 
those calculated from the equivalent circuit. 
The component values of the equivalent circuit which give agree- 
ment between the measured and calculated S-parameters have been obtained 
by applying the Hooke and Jeeves optimization routine to minimize the 
objective function. 
CHAPTER 1 
INTRODUCTION 
This thesis presents a detailed study of a shallow diffused 
n-p-n integrated circuit bipolar transistor produced at Caswell on Plessey's 
Bipolar Process III in terms of its small-signal equivalent circuit. The 
small-signal characteristics are studied in terms of'a modified hybrid-IT 
equivalent circuit produced by the circuit analysis group. at Caswell, 
Plessey, and computer calculations to determine the transistor performance. 
These integrated bipolar transistors have been chosen for analysis as they 
have fT of approximately 2.5 GHz, high gain and low noise figure. 
Although microwave transistors have been commercially available 
for several years, there have beenjew publications on the accurate 
characterization of these type of transistor in terms of their small 
signal properties. Better transistor models are needed to evaluate more 
precisely the predicted performance at microwave frequencies or at 
frequencies near f T* The advantage of computer-aided-circuit design has 
made it feasible to increase the complexity of both, transistors and their 
small-sigfial equivalent circuit and still carry out successfully the 
evaluation of transistor performance. 
Formerly, the y, z or h-parameters have been employed to describe 
transistors at frequencies up to their f T' Such parameters are not valid at 
these frequencies as they are measured at frequencies well below f T* A 
method of circumventing this has been the use of scattering parameters 
(S-parameters). 
To measure accurately the S-parameters of a device, a reference 
plane has to be established at its terminals. In order to maintain the 
above, a computer aided correction program is needed. 
-1- 
Several computer-aided correction programs have been implemented 
and. successfully applied to calibrate the measuring system up. to the 
transistor-package terminals and then measure the S-parameters of a 
device. It has been difficult to extend the reference plane of measure- 
ments up to the device terminals in applying the above computer aided 
correction programs. This is due to the limited space available in the 
measuring jig in order to accommodate the standard terminations. If the 
reference plane is established away from the device terminals, the 
measured S-parameters will include certain errors. These errors arise 
from the external connections between the device terminals emitter, base 
and collector and the corresponding device-package leads. These errors 
are also due to the pad-capacitance between the device terminals. 
1.1. Small Siqnal Equivalent Circuit. 
The conventional hybrid-11 is a poor representation for an integrated 
circuit transistor at microwave frequencies. A more accurate transistor 
model is needed to, represent the physical behaviour of these transistors 
at microwave frequencies or frequencies close to f of the specified T 
transistor. In addition, for many purposes, a simpler equivalent circuit 
allowing the designer greater use of intuition is needed at the expense 
of some accuracy. 
Of course, the cruder the approximation, the simpler the equivalent 
circuit becomes. It is therefore a matter of engineering judgement to decide ' 
when we have a reasonable compromise between accuracy and simplicity. 
In Chapter 2, the author presents a complete study for an integrated 
bipolar transistor and shows, in brief, the derivation of its equivalent 
circuit using the physical properties of the various materials used in the 
transistor. 
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Also in Chapter 2, the author presents a simple procedure for 
determining a simpler equivalent circuit model and shows it to be 
sufficiently accurate for most applications at frequencies up to f T* 
Its various components are fully studied and conditions for its use are 
also given. A new IT-equivalent circuit model, which is simple and 
reasonably accurate for the integrated bipolar transistor studied, is 
implemented. 
S-Parameters 
The S-parameters describe the transmission and reflection of 
power into and out of a microwave network such as a transistor. The 
S-parameter measurements are carried out with the transistor embedded 
in a coaxial transmission line system of a characteristic impedance of 
500. An automatic network analyser system is normally used in such 
measurements. 
Before commencing S-parameter measurements on the transistorg 
the reference plane of measurements has to be established at the transistor 
terminals and the network analyser has to be calibrated up to this plane. 
For the measurements on transistors, the author will establish the 
reference plane of measurements at the transistor terminals to eliminate 
the pad-capacitance and the parasitic effects of the external leads, from 
the measured S-parameters. The computer aided correction program needed 
to calibrate the measuring system up to the transistor terminals is 
implemented and fully discussed in Chapter 3. One of the calibrating 
standards required by this computer aided correction program is a matched 
load. Perfect matched loads are difficult, to obtain at microwave frequencies. 
Hence, a thin-film load resistor, which instead can be used as a calibrating 
standard, is characterized from d. c. up to 8.0 GHz and its frequency 
dependence is obtained in Chapter 4. 
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1.3. Transistor-Package 
Microwave semiconductor chip-devices such as transistors are 
usually mounted in standard packages such as H. P. K-disc strip line headers. 
The integrated bipolar transistors to be characterized in this thesis are 
in chip form. In Chapter 5, a special transistor-package is designed. 
This is to protect the transistor chip and to facilitate measurements. 
As the transistor chips vary in size, the transistor-package is designed 
with a number' of different layouts. 
S-parameter Measurements 
In Chapter 6,, the small signal y-parameters are calculated from 
the equivalent circuit derived in Chapter 2, and then the S-parameters are 
obtained from y-s transformation equations. Hence, the S-parameters are 
formulated in terms of the physical properties of the transistor. Also 
in Chapter 6. the S-parameters of the transistor are measured applying the 
computer aided correction program of Chapter 3. A similar thin-film 
resistor to that characterized in Chapter 4. is used as a terminating 
load in calibrating the measuring system. The measured S-parameters are 
compared with the calculated ones. This is to show the accuracy with which 
the integrated transistor is represented by the small signal equivalent 
circuit model of Chapter 2. 
1.5. Equivalent Circuit Parameters Optimization 
The agreement between the measured and calculated S-parameters 
of Chapter 6 was found not satisfactory at frequencies up to fT* This is 
because some parameter values were approximately estimated at frequencies 
well below f T* Others were estimated from the measured results. These 
factors are fully discussed in Chapter 2. 
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More accurate equivalent circuit parameter values are needed 
to reasonably match the measured and calculated results at specific bias 
conditions. 
In Chapter 7, an optimization routine is applied using the 
theoretically calculated S-parameters of Chapter 6 to obtain component 
values for the equivalent circuit, which originally gave the calculated 
S-parameters, and hence ensuring the capabilities of the optimization 
routine. 
The above optimization routine is also applied in Chapter 8 
to obtain from the measured transistor S-parameters the complete equivalent 
circuit component values. These also give a good agreement between the 
measured and optimized S-parameters of the specified transistor under 
some boundary conditions. 
A Thesis conclusion is given in Chapter 9. 
-5- 
V 
CHAPTER 2 
INTEGRATED BIPOLAR TRANSISTOR CIRCUIT MODELS 
Introduction 
In various equivalent circuit representations which have been 
proposed before, T-equivalent or 11-equivalent circuit representations have 
2(6,14) been used to represent the physical behaviour of the transistor 
The component values of these models were obtained at frequencies well 
below fT and they have been kept constant in calculating the transistor 
performance at microwave frequencies or frequencies close to f T. * Thus, the 
validity range of the above models is for, frequencies smaller than fT* 
2(15) 
The conventional hybrid-II or T-models are very poor representations 
for integrated'transistors at microwave frequencies. The incremental 
hybrid-11 model for an npn transistor is sufficiently complicated at microwave 
frequencies, that a calculation of the circuit performance in full generality 
would be tedious and relatively unrewarding. Hence, it is necessary to make 
approximations. Of courses the cruder the approximation, the simpler the 
equivalent circuit becomes. It is, therefore, a matter of engineering 
judgement to decide when we have a reasonable compromise'betWeen accuracy 
and simplicity. Consequently, a modified hybrid-11 model is needed here to 
represent the physical behaviour of the transistor at microwave frequencies, 
at which the transistor will be measured. 
Attention has to be given to the evaluation of the parasitic 
elements which degrade the high frequency response of the transistor. 
The objective of this study is to investigate the frequency 
range validity of the modified hybrid-n model, and to produce a simple and 
sufficiently accurate equivalent circuit model for the integrated transistors 
at frequencies near to and above f T* 
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In this thesis, the Plessey Process III integrated bipolar 
transistor type SB630, has been chosen for characterization. This type 
of transistor has fT=2.5 GHz, high gain and low noise figure. A modified 
hybrid-11 model will be used to represent the physical behaviour of this 
transistor. The various component values of this model, except the 
emitter junction capacitance C We' were obtained from low frequency 
measurements performed on the transistor at Caswell,, Plessey. A new method 
of evaluating Cb'e from the measured fT will be described. 
Also, a simplified equivalent circuit model which is sufficiently 
accurate to represent the specified transistor will be deduced. The 
conditions under which this model is valid will be given. The effect of 
the collector spreading resistance Rc, normally neglected, will be studied 
as this resistance makes a major contribution to the measured value of fT* 
2.2. Inteqrated Bipolar Transistor Equivalent Circuit. 
Integrated bipolar transistors differ mainly in the means by 
which isolation is achieved between devices, and also in size and geometry. 
The most frequently used structure is the P., N. junction isolation diffused 
epitaxy and is shown in Fig. 2.5. b. Base and emitter regions are formed by 
a double diffusion process. The base is normally formed by a shallow, heavy 
diffusion followed by a drive-in step which-reduces the surface concentration 
and increases the junction depth. 
The emitter diffusion is then done at high surface concentration. 
This diffusion process tends to give a Guassian distribution of impurities 
for the base diffusion and complementary error function distribution for 
2(1) the emitter diffusion. 
A typical impurity profile for an n-p-n transistor is shown in 
2(2) Fig. 2.1 . Because electron mobility i's larger than hole mobility, 
differences in the diffusion of P-type and n-type impurities, and due to 
the positive oxide cWge Qss, npn trans*istors have better high frequency 
'7- 
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Fig. 2.1. Doping Profile for a npn diffused epitaxy 
integrated transistor 
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10 12 14 16 (P) 
response than pnp transistors and are almost idealy suited for integrated 
circuits. 
2.2.1. Derivation of an Equivalent Circuit Model'Using The Transistor 
Geometry. 
A number of methods could be used to derive an equivalent circuit 
for the transistors; it is believed that the best method is to derive the 
circuit elements in terms of the physical processes occuring in the 
transistors. To simplify the derivations, the electron density distribution 
in the base region is assumed to be linear, which is valid for microwave 
transistors. 
The change in the distribution of the electron densitY in the 
base region of the intrinsic transistor, shown dotted in Fig. 2.5. b, caused 
by the change of the emitter-active base voltage AV EB' with the collector-base 
voltage constant (AVC1B' = 0) is shown in Fig. 2.2. a. The change due to 
AVC'B"' which effectively reduces the base width WB' with "EV = 0' is 
shown in Fig. 2.2. b. 
At low level injectiong the collector current Ic flows by 
diffusion and fsgiven by 
I L- qA Dn 
(0) 2.1. 
EnwB 
where, q is the electronic charge, AE is the emitter area, Dn is 
diffusivity ofelectrons and, 
n2 i qV 
n(0) =N 
AB . 
EXP ( Eß' 2.2. 
where, N AB denotes the average acceptor concentration in the base region, 
ni is the intrinsic concentration, K in Boltzmann's constant and T is the 
absolute temperature. 
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Fig. 2.2. The base distribution change in electron 
density 
a. due to AVEB ., at 
(AVB IC Iý 0) 
b. due to AVB jCjp at (AVEB I= 0) 
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Referring to Fig. 2.2. a, the change in the electron density at 
the emitter junction is, 
-n1 
(0) q 
An (0) 
KT 
AV EB' 
and, the change in the stored charge in the base region is, 
AQ = J. q. W BA E' An(O) 
The change in the collector current AI c can 
be obtained using 
Equations 2.1 - 2.3. Giving, 
AI 
c 
"C 
, AV EB' KT 
We note from the above equation that qI c 
/KT represents the 
transconductance AI 
c 
/AV EB" gm, of the transistor. 
In n-p-n transistors electrons flow out of the base terminal 
giving the base current IB; and due to AV EB' this current has to change 
by AI B to account for the following four basic physical effects: 
2(3) 
2.3. 
2.4. 
2.5. 
1) Increase of recombination between electrons and holes in the base region 
due to the excess electrons injected from the emitter. This requires a 
base current AI AQ where -r is the life time of the electron in BR T00 
the base region. 
2) Increase of hole current across the emitter requires extra base current 
I BE given by: AI BE = q*A E *Dp*N AB* An 
(0)'WE N DE' in which DP is the diffusivitY 
of holes,, WE is the emitter width and N DE is the average impurity density 
in the emitter region. 
3) Increase of the stored hole density in the base region, to maintain 
charge neutrality, requires transient base current AI BS ' AQ/At. This 
can be considered as charging a base diffusion capacitance. 
-11- 
4) In addition, the base has to supply a transient current needed to 
charge the transition emitter capacitance CTE' where. per unit area of 
emitter C TE is the semi-conductor permitivity divided by depletion region 
width. Giving: 
Ai =C -L (AV BE TE' dt EB' 
Collecting the above four components of the base current gives: 
Ai AV A+C -L (AV B B'E e B'E dt B'd 
where, 
c B'E =c TE +cD 
UR =Dp D 
wB 
W 
N AB*gm 
N + 
CD 
n E DE T0 
and C is the diffusion capacitance and is given by gW2 /2D DmB n* 
Equations 2.5 and 2.6 can be represented by the equivalent 
circuit shown in Fig. 2.3. a. 
2.6. 
The primary result of a change in the emitter-base voltage is 
to change the current levels of a transistor. The secondary mechanism of 
base width modulation due to a change in the collector-base voltage VC'B' 
is to cause further variations in current levels. These variations have 
to be represented by additional elements in the equivalent circuit of 
Fig. 2.3. a. 
Fig. 2.2. b. illustrates the effect of base width modulation on 
the distribution of the electron density in the base region. 
Following a similar procedure to the above, we get 
Ai c= AV CB /r. 2.7. 
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AV R BEe MEW CD us C TE 
gmA VB IE 
AV 
CIE =0 
E00 
(a) 
b 'c r 
6v 
C'E 
(b) 
Fig. 2.3. The Equivalent Circuit Yielding AIB., and AIC 
a. Due to AV , onty. B 
b. Due to AVC? BF only. 
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B 
AIB 
cr B' 
in which, rcle is the output resistance and is given by, 
I dW B 
ce=-7 -dV C'B' 
and , 
AI AV /r +cd B C'B' b'c' b'c'* Ht 
("C'O 
in which, rb'c' is the feedback resistance and is given by, 
c 
b'c' 
d WR 
. and C dV C'B' Wc 
2.8. 
is composed of the collector transition capacitance C TV and an additional 
capacitance due to base width modulation. Hences 
IwB dW B 
b'C' : '- CTC' -ý Dn dVC'Bl 
Since AV WE 0, then AVC'B' ": AVVE 
and Equations 2.7 and 2.8 can be represented by the equivalent circuit shown 
in Fig. 2o'3. b. 
As AV WE and AVC-B , act simultaneously, the equivalent circuits 
in Figs. 2.3. a and 2.3. b are combined to yield the intrinsic II-equivalent 
circuit shown in Fig. 2.4. 
However, to obtain the complete equivalent circuit we have to 
add additional elements to account for the parasitic effects. 
2.2.2. Circuit Elements Due to the Parasitic Effects 
In the npn integrated bipolar transistor structure shown in 
Fig. 2.5, the base region, collector region and the substrate form a pnp 
transistor. The p-type substrate, which is usually connected to the most 
negative voltage in order to achieve component isolation, then acts as a 
collector for any minority carriers injected from the base into the n-type 
-14- 
v 'ý B'E 
c'b' 
Fig. 2.4. The Combined Intrinsic 
Equivalent, Circuit 
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v B'E 
r--------------- 
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Mý + BI (dif? ý n 
P-substrate 
(b) 
Fig. 2.5. (a) A plan view of SB630 transistor (1 dm: 6pM) 
(b) A cross-secýion of SB630 transistor 
Scale horizontal 1 cm: 6pm 
vertical 1 cm: lpm 
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collector region. However, because of the relatively wide collector region 
in the n-p-n transistor, the pnp parasitic transistor exhibits low gain of 
the order of unity. Its injection efficiency and transport factor are 
both considerably less than that of the npn transistor. Moreover, as 
long as the npn transistor operates in the active region, the pnp transistor 
is ineffective, with a reverse emitter bias, i. e. it is cut off. 
The most important parasitic components are those associated 
with: the collector spreading resistance, the base spreading resistances 
the output capac[tance, the substrate isolation capacitance, and the 
substrate spreading resýstance. T hese will be dealt with in turn. 
A. Collector spreading resistance The collector spreading resistance is 
the ohmic resistance between the collector junction and the collector 
contact. Due to the top contact requirement to the integrated transistors, 
the collector spreading resistance is typically larger than that of discrete 
transistors. It is kept to a minimum by the buried layer technique and by 
the heavily doped n+ type side wall diffusion, as shown in Fig. 2.5. This 
provides a continuous low resistance path from the surface to the collector 
n+ region. Rc is approximately given by: 
W 
RcPc*AC 
E 
where Wc is the collector region width and pc is the resistivity. 
B. Base spreading resis tance and output capacitance The base spreading 
resistance is the resistance between the base and the base contact. It 
is formed from several components. 
Because the base current flows in a direction transverse to the 
direction of the normal transistor current flow from emitter to collector$ 
a voltage will build up in the base region along the path of the base 
current flow. This voltage build up results in a variation of the emitter- 
base forward bias as a function of distance along the base. This leads to 
a higher forward bias near the emitter edges than the central part of the 
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emitter region, which in turn results in a higher current density at the 
edges. This current crowding effect, makes the total current depend on 
the periphery of the emitter rather than the area. 
For a double strip geometry, the effective base spreading 
resistance is approximately. -R B /12,2(4) where RB is the sheet resistance 
between the base contacts. In the case of a graded base a correction 
factor that is a function of the impurity ratio NB IN BC is applied 
2(4) 
NB is the maximum concentration in the base and N BC is the impurity 
concentration just at the collector junction. 
In this study, the integrated bipolar transistor type SB630 
made using the Plessey Process III, has been chosen for characterization. 
The plan view and the cross-section of this transistor are shown to scale 
in Fig. 2.5. 
The components of the base resistance R bb" which determine the 
average base voltage in the active region of the transistor due to flow of 
base current to the base contacts, are shown in Fig. 2.6. a. A model 
based upon the transmission-line approach would be quite accurate, but 
the resulting equivalent circuit is too complicated to be of practical use. 
Hence, a simplified model that represents the distributed base resistance 
and the output capacitance components is given2(16) in Fig. 2.6. b. We can 
define 
R bbl =r bi +r bo + rcon 
2.9. 
c+2.10 
ob «2 
Cbc' Cl + C2 
where r bi is the resistance in the active region of the transistor under 
the emitter, r bo is the resistance between the edge of the emitter and 
the edge of the base contacts, and r is the base contact resistance. con . 
In the transistor geometry shown in Fig. 2.59 it can be seen that the 
resistance r bi is the main component of the base resistance R bbl . Hence, 
-18- 
B B' B 
2r 2r, 2r. .I 2r, . 2r, 2r 
Fig. 2.6(a) Circuit Model representing base resistance 
components 
Fig. 2.6 (b) Circuit Model representing base resistance 
and distributed collector capacitance (C ob 
) 
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BI B 
the contribution of rbo and r con resistances can 
be neglected and therefore 
the capacitances C1 and C2 can be combined in one capacitance Cbc* The 
relative values for Cb'c" C, and C2 depend on the effective areas involved. 
The transistor geometry shown in Fig. 2.5. b shows, that C2>C1>C Wc to 
Numerical values for these capacitors are obtained in Section 2.4. 
C. Substrate isolation capacitance The collector substrate isolation 
capacitance C0 which appears between the collector contact and the, substrate 
has two components. These are the sidewall components and the bottom 
component as illustrated in Fig. 2.5. - For the capacitance calculation the 
bottom component can be approximated by a step junction. For this component, 
the collector is more heavily doped than the substrate and therefore the 
value of the capacitance is determined by the substrate doping. However* 
the sidewall component may be closely approximated by a linear graded 
junction and 1/C varies as the cubic root of the junction potential. 
D. Substrate spreading resistance The substrate spreading resistance Rs 
represents the resistance appearing in series with C0 due to the bulk 
resistance of the material used as a substrate. It can be calculated using 
the transistor geometry. 
2.2.3. Equivalent Circuit including parasitics 
In Fig. 2.4 the resistance rc 'e is much larger than the practical 
values of the load'resistance, and the feed-back resistance rc'b' is usually 
larger than the resistance of the output capacitance at operating frequencies. 
Therefore these two components can be eliminated from the intrinsic transistor 
equivalent circuit of Fig. 2.4. Including the circuit elements due to the 
passive parasitic effects, discussed earlier, gives the complete integrated 
transistor equivalent circuit shown in Fig. 2.7. a, which is approximated 
for reasons previously mentioned in Section 2.2.2 to that shown in Fig. 2.7. b. 
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Fig. 2.7. a FulZ SmaZZ-Signal EquivaZent Circuit 
of the SB630 transistor 
Cbc I 
By e ble jjCb'cj C', 
"c c 
Co 
Re Jn Cble gm e b'e RE T 
-r E 
Fig. 2.7. b Approximated Equivalent Circuit of Fig. 2.7. a. 
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The equivalent circuit of, Fig. 2.7. b, is the one used extensively 
for small-signal analysis at Plessey Caswell. 
1 
2.3. The Transistor Frequency Response 
At low frequencies, the transistor collector current responds 
almost instantly to changes in the emitter current. The low frequency 
common base sýort-circuit current gain alpha is a constant designated by 
a0. At high frequencies, however, alpha becomes a complex function of 
frequency. This is due to the finite-time delay involved in the carrier 
transport from emitter to collector. ct is accurately approximated by 
2(4) 
a Exp(-jmw)/(l +iw 0wawa 
2.11 
where, m is the excess phase constant, wa is related to 
ýhe physical 
structure of the transistor i-hrough the emitter-to-collector delay time 
T by: L and w is the operating frequency. EC EC 
T EC represents the sum of five delays encountered 
by the electrons 
as they travel from the emitter to the collector as follows: 
2.3.1. Emitter-Collector Delay Time 
1). The charging time constant of the 
I 
emitter transi, tion capacitance CTE 
IT C 2.11a E qI E TE 
in which I is the emitter current. E 
For any arbitrary impurity distribution the transistor capacitance 
per unit area C f, 
is given by: Ct =. 6_1W D' in which c is the permi , 
tivity of 
the semi-co'nductor and WD is the junction depletion region width. 
-22- 
Analytic evaluation of WD in an integrated transistor is not 
possible due to the complexity of the impurity profile of a double diffused 
transistor. It has been indicated, however, 2(5) that both the complementary 
error-function and the Gaussian diffusions into a constant background doping,. 
as shown in Fig. 2.1, have a depletion layer width WD similar to a linear 
graded junction at low voltages, and similar to a step junction at large 
reverse bias voltages. It follows that, the linear graded approximation 
at the emitter junction is good in most cases. 
Thus, 
cAIe2 qa 1113 TE E' 12ý TE 
where, 
2.12 
a is the impurity concentration gradient at the junction, ýTE 
in the total potential across the junction and AE is the emitter area. 
2). In Fig. 2.1, the impurity distribution in the base region is not 
uniform but is strongly graded. Thus the holes within the base tend to 
diffuse towards the collector. For equilibrium, this will bring about an 
electric field pushing the holes toward the emitter-base junction. This 
same electric field will then be of such direction as to aid the motion 
of injected electrons. Hence, the injected electrons will now move not 
only by diffusion but also by drift. As a result, the transit time across 
the base -r B will decrease by a factor of 1/kn 
(N 
B 
/N 
Bd- 
2(4 ) Hence, -r B 
is given by: 
wB2 
B 2.43 ,D kn(N nB BC 
2.12a 
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An important anomaly that leads to a severe limitation in the fabrication 
of microwave transistors, is the commonly known 'emitter push effect'. 
The heavy concentration phosphorous emitter diffusion causes the base 
diffusion to dip under the emitter junction and brings about an irregular 
junction boundary. This dip effect, however, is not found with an arsenic 
emitter diffusion assuming that the base diffusion process is the same in 
2(6) both cases. It has been shown, that the base transit time TB of an 
arsenic emitter device is 2 to 3-times smaller than that of a comparable 
phosphorous emitter device. 
3). When the injected electrons reach the edge of the depletion layer of 
the reverse biased collector-junct. ion they, will be swept across this region 
with their limiting velocities vS. 
IThis 
is because the electrons experience 
a strong electric field in the depletion layer area at low collector voltages. 
This delay time was shown 
2(1) to be 
w 
D 2.13 2v 
s 
where, WD is the width of the depletion layer. 
4). The collector-base delay time constant TC9 is due to the charging of 
the collector transition capacitance C, through the collector spreading TC 
resistance R CO Therefore: 
c =ý Rcc TC 2.14 
As the potential ý TC across the collector-base junction is 
usually large, the step junction is a good approximation, giving 
A(qEN DA )i TC C2ý, r, 1%0 
2.14a 
where, AC is the collector area and N DA is an effective impurity concentration 
that takes into account the relative base and collector dopings. 
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5). The last delay time to be considered is caused by the substrate 
isolation capacitance C0 and it is simply given by: 
Ts =Rcc0 2.15 
Using Equations 2.11 and 2.14a, with the appropriate symbols, we can 
write, 
q0 NAS '112 q., E2 a )1/3 co A 
sb* 
(2 
ýTS +A SW 
(12 
ý TS 
in which, ýTS is the potential across the collector-substrate 
junction 
N AS is the substrate impurity concentration 
Asb is the bottom and Asw is the sidewall area 
respectively of the collector-substrate 
junction. 
2.16 
Collecting the above five-components of the time delay constants 
gives the total time delay from emitter-to-collector T EC from which the 
grounded base cut-off frequency fa can be found. 
The transistor current gain bandwidth product fT is the frequency 
at which the common-emitter short circuit current gain h fe is reduced to 
unity; using Equation 2.10 fT is related to f ct 
bys 
f 21T (. r + -r +T+T+T T ! -+-M EBcD3 2.17 
It can be seen that fT is close to fa as the excess phase constant, 
m,, is normally smaller than unity. 
2.3.2. Dependence of fT on current and voltage. 
Experimentally, it is well known that fT is a function of the 
transistor operating point. For a given collector voltage fT increases 
with collector current from its value at low collector currents towards a 
maximum value. 
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At a certain critical collector current, which depends to some 
extent on the collector voltage, fT is observed to decrease with increasing 
collector current. 
At low emitter currents, the predominant time delay constant 
in Equation 2.17 is TP which is inverse 
Therefore fT is directly proportional to 
fixed voltage V CB* At relatively higher 
constant value at which the base transit 
ly proportional to emitter current. 
the emitter current IE for a 
emitter currents, fT attains a 
time TB is the most important 
term. 
llý 
At a constant V CB' an increase in collector current IC results 
in a large voltage drop across RC and a corresponding decrease in the 
voltage across the depletion layer. This in turn gives an increase in 
the collector capacitance C TC and hence -r C, At large enough collector 
current, so that all the collector voltage is dropped across RC-A Tc 
becomes very large. The rapid fall in fT occurs at IC=N+V BC 
)/R 
C 
is the built in potential at thýe collector junction. in which ýB 
This fall off of fT at high currents was discussed in detail 
by Kirk, 2(8) where it was shown that the transition region boundary adjacent 
to the neutral base layer is displaced towards the collector metal contact 
with increasing collector current. The attendant widening of the neutral 
base region causes an increase in the transit delay time 'rB* This results 
in the observed fall Of fT at high currents. 
An alternative theory by Van Der Ziel and Agouridis, 
2(9) 
proposed that this fall results from a saturation effect in the collector 
transition region. After saturation, the effective transit delay time TB 
L212 is increased by'{1 + 1) } when L is the width of the emitter 
B0 
strip and 10 is the collector current at the on-set of saturation. Since 
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(L/2W B) 
2 
>> 1 and Ic> Io, the resulting fall in IT can be quite significant. 
In contrast with Kirk's theory, fT does not approach a limiting value but 
contindes to decrease with increasing Ic. 
2.4. Measurements of Equivalent Circuit Parameters 
If the approximated equivalent circuit of Fig. 2.7b is to be 
used to represent the integrated transistor, then it is necessary to be 
able to find values for its components from parameters that can be measured, 
such as fT and h fe* 
Most of the experimental measurements involved in evaluating 
the approximated equivalent circuit components of Fig. 2.7b. were performed 
on commercially available equipment. Special test systems were built, at 
Caswell by L. Kennedy of Plessey to perform measurements on certain 
parameters, such as fVh fe and components such as R bb' and C ob* 
The 
various components of Fig. 2.7b were measured and estimated at Caswell 
Plessey, except C We . The measured component values of the approximated 
equivalent circuit at (I E `2 5mA and V CB `ý, 2V. 
) are tabulated in Table 2.1. 
The parameters fT and h fe were measured at Caswell and they are 
shown in Figs. 2.8 and 2.9 respectively 
2(11) 
. These measurements were 
performed at a frequency of 200 MHz. The output capacitance Cob was 
measured at 10 MHz at which frequency the effect of R bbI can be neglected. 
For the specified transistor (SB630), the reactance of C b'c'9 is 0.395 IU 
at 10 MHz which is much larger than R bb , thus, justifying neglecting 
R bb, at the frequency of the C ob measurements. 
In the approximated equivalent circuit Fig. 2-7-b, the measured 
output capacitance C 
ob 
has been divided into two parts: the collector-junction 
capacitance C Wc , and the overlap diode capacitance Cbc' . The ratio between 
these two capacitances was calculated from the transistor geometry2(6) shown 
in Fig. 2.5. a in which, 
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Table 2.1 
The Approximated Equivalent Circuit Parameter Values 
of SB630 Integrated Bipolar Transistor 
(V 
CB ý 2V, IE= 5mA) 
Transistor parameter or Equivalent 
circuit component 
Measured or calculated 
value 
f T9 measured at 200 MHz 2.5 GHz 
h FE' normally measured at low frequency 50 
gms calculated from (qI E /KT) 0.2 mhos 
R E9 calculated from (h FE/gm) 250 ohms 
R bb" calculated from noise figure' 113 ohms 
RC, calculated from the output characteristic 150 ohms 
RS, calculated from transistor geometry* 400 ohms 
C 
09 measured at 1MHz 0.6 pF 
C 
ob' measured at 
10 MHz'- 0.36 pF 
C bc' calculated from C 
ob 
0.32 pF 
C b1c' 
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h 
FE' amPl'tude 
1-1 C-3 tN r-n 0ý Q) (3 (Zý Q) Q) C3 
_ 
total'area (emitter + base Cbc'/Cb'c I emitter contact area 2.18 
2 
total area (emitter + base) = 48 x 30 = 1440 
2 
emitter contact area =6x 30 = 180 
Hence, C 8.0 C bc Wc 
The collector spreading resistance RC has been estimated from 
the output characteristic of the transistor displayed on the curve tracer. 
The base resistance R bb' value was obtained from noise figure measurements2(11). 
The d. c. transconductance gM is calculated from the expression, gm= qI E /kT. 
where, 
Boltzmann's constant, 8.62 x 10- 
5 
ev/ 0K 
absolute temperature, 300 0K 
IE 'ý emitter current, mA 
The collector-substrate junction capacitance C0 was measured at 
10 MHz and the substrate spreading resistance Rs was calculated from the 
transistor geometry of Fig. 2.5. a. 
The dynamic resistance of the emitter-base junction Re= hFE/9m9 
also appears in the circuit model of Fig. 2.7. a. 
2.5. Transistor Equivalent Circuit Analysis 
In this analysis, it is aimed to produce an exact Miller equivalent. 
circuit from the approximated equivalent circuit model of Fig. 2'. 7. b. 
An external load is included in this analysis to give equations 
suitable for general use. The output circuit of Fig. 2.7. b is combined 
in one element GL to make the analysis much simpler as shown in Fig. 2.10 
giving: 
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GL 
GL 
Fig. 2.10 
Pull smaZZ-signaZ equivalent circuit 
(G, represents the out-put circuit 
including Rc) 
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R- 
G 
1+jwc 
0(Rs 
+R L)2.19 
L« (R +R )+jwC (R'R +R (R-+R. » 
cL0SLcbL 
Nodal analysis techniques were applied to the circuit Of 
Fig. 2.10 2(9) . Hence, the node current equations at the transistor 
junctions B-, B' and C' respectively are: - f 
(G b+j"Cbc' )el -Gbe2- jt'3Cbc e3 "ý Il 2.20 
-G be1+ (G b+Ge+ jw(C We +c Wc , 
))e 2- jwc b' c, e 302.21 
-jwc e+ (g jwc )e (G ))e *2 0 2.22 bc' 1m b'c' 2+L+ j(, O(Cbc'+Cb'c' 3, 
where Gb *2 1/R bb' and Ge 1- 1/R e. 
Equations for the Miller admitances Ym, and Y m2 of 
the Miller equivalent 
circuit Fig. 2.11 can be easily formulated, giving, 
Ymi uc Wc . (l -e3 /e 23 
2.23 
and 
y 
m2 `ý 
j WC bc' (1 -e3 /el) 
2.24 
To evalute Y ml and 
Y 
m2' e3 
/e 1 and, e 3 /e 2 ratios have to 
be found. 
These ratios can be obtained from the solution of Equations 2.21 and 2.22. 
See Appendix A. Giving: 
and 
e3 /e 1=-G 
b(gm-jwCb'c'3-jwCbc' (G b +G e+j"(Cb'e+Cb'c')3 -2.25 
(G b +G e 
+jw(c We +C b'c' 3)(G L'ýj(4(Cbc'+Cblcl))-jwCb'c'(9m-jwCb'c'3 
/e 
Gb (g 
M-jwc b'c'3-jt'jCbc' 
(G b +G e+j4)(Cb'e+Cb'c'33 
32Gb (G 
L+jw(Cbc'+Cb'cl))-w 
2 Cbc'Cb'c' 
2.26 
By substitution of Equation 2.26 into Equation 2.23 and Equation 2.25 
into Equation 2.24, exact expressions for Ym, and Ym2 can be found. The 
equivalent transconductance G 
ml 
in the Miller equivalent circuit is given 
by the following expression, 
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1$G-e2 
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I 
Fig. 2.11 
Miller equivalent of Fig. 2.10 
C 
The approximated MilZer EquivaZent Circuit of 
Fig. 2-. tl. qt fT measurement. 
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C' 
mi e3GL 
/e 2 2.27 
where GL is the total load conductance seen at the junction VE in Fig. 2.10, 
and it is given by Equation 2.19. Equations 2.19,2.25 and 2.26 are 
frequency dependent and complex functions of the equivalent circuit 
components of Fig. 2.10. Consequently, Y M1, 
Y 
m2 and 
G 
ml are also 
frequency 
dependent. 
Due to the collector-base feed-back capacitances C bc' and C b'c'9 
there is also an additional series combination of R and C shunting the 
output circuit of the Miller equivalent circuit of Fig. 2.11. This series 
branch of R and C is normally neglected as they are relaýively larger 
than the practical values for the external load R L' 
The voltage and current gains Av and Ai of'the Miller equivalent 
circuit Fig. 2.11 can be straightforwardly obtained. Appendix A gives: 
eo =- Gm, e2 ZL 2.28 
where ZL is the impedance of the external load RL in shunt with a series 
combination of Co and Rs, see Fig. 2.7. b, and it is given by: 
zR L( 
1+jwCORS) 
2.29 
1+jwc 
0 
(R 
s +R L) 
e2 in terms of e1 is, 
2=b1y2.30 Gb +G 
e 
+jw C We + ml 
and Gm, is given by Equation 2.27. 
The substitution of Equations 2.29 and 2.30 into Equation 2.28 givesthe 
voltage gain, 
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Av=e0 /e 
G 
ml 
GbRL (1+jwc 
0R S) 2.31 (G b+G e +iw, 
c býe +Yml. )(l+jwCO(Rs+R 0) 
By definition, the current gain Ai can be given by: 
z- 
AA in 2.32 
vRL 
where Z in , 
is the input impedance of the Miller equivalent circuit of 
Fig. 2.11. and it is given by: 
z in ýGb 
+G ±ejw'C'b'e +y Mi. 2.33 
(G b +G e 
+iw'c We +Yml))(Gb+. ' Ym2 )-G b 
2.6. The Emitter-Junction Capacitance Calculation 
To predict or accurately calculate the transistor performance 
from the equivalent circuit described in Secti - on 2.4 and shown in Fig. 2.7. b, 
the emitter junction capacitance Cb'e has to be found. The parameters fT and 
h FE and the various components of Fig. 2.7. b have been described in 
Section 2.4, except Cb'e* 
In. order to accurately evaluate the capacitance Cble from the 
measured fT, at specific emitter current IE' an exact Miller equivalent 
circuit is required. This equivalent circuit has been obtained in 
Section 2.5 and it 'is shown in Fig. 2.11. However, a value for Cb'e cannot 
be obtained until values for the Miller admittances Ym, and Ym2 are known. 
These admittances, given by Equations 2'. 23 and 2.24, are functions of Cble* 
Explicit solutions of Equations 2.23 and 2.24. was not found possible, but 
2(12) the following approximated method will be shown to be satisfactory 
At the frequency of measuring f T9 which is 200 MHz, the Miller 
admittance Y m2 
is much larger than G b* Therefore, Gb can be neglected 
compared with Y m2* 
Hence, the Miller admittances Y ml and 
Y 
m2 and 
the 
admittance of the emitter-junction capacitance C We can be combined in 
one element YT as shown in Fig. 2.12. Fig. 2.12 also represents the 
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Miller equivalent circuit of Fig. 2.11, during fT measurements (R L :"0.00) 
from which a value for C We can be estimated. The collector spreading 
resistance R is included in this calculation. This latter important c 
factor is usually neglected when calculating C We from the measured 
f The decrease in the C value is mainly-due to the Rc Miller effect T* We 
during the fT measurements. 
At the frequency of measuring fT, the admittance YT reduces 
C to a simple suspptance jLOCT* Hence, Fig. 2.12 gives 
c= 
gm 
T 211f T 
and 
2.34 
c ! "- cT+ CT +C2.35 T ml m2 We 
where CT and CT are the reduced Miller capacitances'at the frequency, of mi m2 
measuring f T* At the frequency of fT measurement C ml and 
Cm2 values become 
T (1 +gR2.36 Cýl Cb'c' mC 
T (1 +gRG /(G +G 2.37 Cý2- Cbc' mcbbe 
The solution of Equation 2.36 gives CT1.24 pF and Equation 2.37 gives mi 
T-6.94 
pF. Equation 2.34 gives C 12.7 pF. The substitutions of Cý2 T 
CT is CT and C into Equation 2.35 give C 4.56 pF for the approximation M. m2 TI b' e '- 
stated above. The data of Table 2.1 has been used in the above calculations. 
If R were to be neglected in the above calculation, (this is what c% 
is commonly done in practice), CT and CT values would reduce to C and 
, mi m2 
Wc 
C bc' respectively and the resultant C We increases to C T', This value is 
large and it' is not valid for this type of transistor. 
2 ý11) The importance 
of knowing the exact value for R is critical in evaluating the Miller c4 
capacitances and hence in obtaining an exact value for the emitter-junction 
capacitance C We from the measured f 
-37- 
Fig. 2.13 represents the approximated Miller capacitances CT ml 
and CT at the frequency of measuring f as the value of R varies from m2 TC 
0- 2000 for fT constant. Fig. 2.13 also represents the resultant C We 
at each value of Rc. Equations 2.34 - 2.37 and the corresponding component 
values of Table 2.1 were used in the above calculations. 
2.7. Equivalent Circuit Frequency Response 
In Section 2.6 the Miller capacitance C ml and 
C 
m2 
have been 
evaluated at the frequency of measuring fT only to obtain the C We value. 
Hence, the voltage and current gains can be calculated for any external 
load RL from the Miller equivalent circuit shown in Fig. 2.11. 
For the frequency response calculated here, the exact expressions 
for the Miller admittances Y and Y, obtained in Section 2.5 were used. ml m2 , 
The frequency dependance of Ymj, Y m2 and 
the equivalent transconductance 
Gm, components is also included in these calculations. 
The voltage and current gains of the Miller equivalent, circuit 
of Fig. 2.11 were calculated at an external load RLý0.10 using the equations 
obtained in Section 2.5. The calculated h fe amplitu de is shown in Fig. 2-14- 
Fig. 2.14 also represents the calculated current-gain for RL *2 lyn. 
The calculated short-circuit current gain h fe gives the same fT 
value as that measured. Thus this justifies the approximations applied in 
Section 2.6 to obtain the correct value for the emitter-junction' capacitance 
Cb'e from the measured value of fT* 
The short-circuit current gain h fe for the equivalent circuit of 
Fig. 2.10 was calculated applying the general computer analysis program 
G-CAP-2S, and it was identical to that calculated from the Miller equivalent 
-38- 
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circuit of Fig. 2.11, thus verifying the validity and the accuracy of the 
Miller equivalent circuit, that it represents the transistor as the 0 
equivalent circuit of Fig. 2.10 does. The C ble value obtained in Section 
2.6 was used in both calculations. The voltage gain has also been 
calculated for several values of R L* The results of these calculations 
are shown in Fig. 2.15. As expected, the voltage gain Av decreases and 
the roll-off frequency, 3dB point, increases as RL decreases. At 
RL= 1KS2, Av is approximately-constant over the frequency range up to 
20 MHz. At 20 MHz, Av starts to roll-off. At higher frequencies up to 
fT, Av decreases with more than 6 dB/octave. This steep decrease is due 
to the series combination of C0 and Rs shunted with RL at the output of the 
Miller equivalent circuit of Fig. 2.11. This steep decrease is eliminated 
for the h fe amplitude graph as the series branch of C0 and RS is shorted. 
See Figs. 2.14 and 2.15. 
2.8. Simplified Equivalent Circuit Model Analysis 
Whilst it has been shown that use of the equations of Sections 
2.5 and 2.6 will giVe accurate results, some of these equations are 
inconveniently complex. For many purposes, . a, simpler equivalent circuit 
allowing the design engineer greater use of intuition is needed at the 
expense of some accuracy. The major-contribution to this would be the 
simplification of the complex frequency dependence of the equations 
specified previously. This problem was treated as follows. 
-41- 
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The Miller admittances Y ml and 
Y 
m2 and 
the equivalent trans- 
conductance G ml 
in the Miller equivalent circuit of Fig. 2.11 are dependent 
on e3 /e 1 and e3 /e 2 ratios. See Section 2.5. The e3 /e 1 andde 3 /e 2 ratios, 
calculated from the equivalent circuit of Fig. 2.10 and given by Equations 
2.26 and 2.27, were approximated by neglecting higher order terms of the 
time constants in the numerator and the denominator of these ratios. These 
approximations are fully stated in Appendix B, and they are summarized 
in Table 2.2. An external load RL is included in this analysis to give 
equations suitable for general use. 
Hence 
e3 /e 1. = - (G +G 
gmGb (R c 
+R L)('+j WT 1) 2.39 
b e)('+jwT2)('+jwT3)('+jwT4) 
and e3 /e 2 
gm (R c 
+R L)('+jwTl) 2.40 
(1+jwT 2)('+jwT3) 
I 
In which, T=C (R R+R (R +R, '))/R +R2.41 1o3Lcs2cs 
T2c (R +R L) 
2.42 
T3 (Cbc' +c b'c' 
)(Rc +R L) 
2.43 
and T4 'ý (Cb'e + Cb'c' )/(G b+G e) 
2.44 
We see that C bc' and C b' c, appear separately only 
in Equations 2.44 above. 
Providing, Cbe >> c b'c' 2.45 
Equation 2.44 reduces to, 
T4ýc We /(G b+G e) 
2.46 
The Bode-plots of these approximated ratios are shown in Fig. 2.16 at 
RL=O. OQ, i. e. at fT measurement. Fig. 2.16 also represents the exact 
e3 /e 1 and e 3/e 2 ratios calculated from Equations 2.26 and 2.27 respectively. 
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Table 2.2 
Summarized Approximation of e3 /e 2 and e2 /ei Ratio* 
See Appendix B 
The Approximated 
Term 
Given by 
Equation 
External 
Load 
RL (ohms) 
Frequency at 
which it 
becomes 
significant 
f(GHz) 
Remarks 
W2C bc' (C We +C Wc )/g Gb B. 6 1.5 Independent m of RL 
w{G 1) 
C blc'+Cbc' 
(G 
b +G e 
)I/g 
mGb 
B. 9 8.0 Independent 
of RL 
WC o 
{R 
sRL +Rc(R s +R L 
)1/(R 
c +R L) 
B. 20 RL0 1.0 
RL 1K 0.8 
2C0C 
b'c' {RSR L +Rc(Rs+R 
01/ R L': " 0 2.5 B. 33 
gm (R C 
+R L) RL 
1K 2.0 
(R 
L +R s 
C b'cj(R c 
+R L)/gmCo {R sRL +R 
B. 34 Frequency 
C Independent 
(ratio) 
0 R -4 8.3 x 10 L 
RL lK 6.29 x 14 
Wg mC blc'(Rc+R L 
)/(G 
b +G e) 
B. 36 R L,: - 0 1.0 
RL1M 0.75 
C We >C b1c' B. 41 - Valid for 
L 
most transistor 
-44- 
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The capacitances Cbc' and C b1c , appear now as one term 
(Cbc' +C b'c') 
in Equation 2.43. This term is the measured output capacitance C ob' see 
Section 2.4. It was concluded that the whole of C ob can 
be connected between 
the base terminal B and the collector-junction C' in the equivalent circuit 
of Fig. 2.10. This gives the simplified equivalent circuit of Fig. 2.17, 
which is in contrast to the conventional hybrid-11 representation, 
2(13) 
The simplified Miller equivalent circuit for Fig. 2.17 can be 
obtained in a similar way as in Section 2.5. See Appendix C. There is now 
only one Miller admittance YM at the input of the simplified Miller equivalent 
circuit of Fig. 2.18 and it is given by, 
ym= jwc 
ob 
(1 - eý/ej) 2.47 
The equivalent transconductance Gm can be written as, 
G= -(eý/ej) GL2.48 
where, eYel =-gmG 
b-jwCob 
(G 
b +G e 
+jWC We) 2.49 31 (G 
b +G e 
+jWC We )(G L +jWC ob) 
el/el 
gmG b+jwCob 
(G 
b +G e+jwCb'd 2.50 32Gb (G 
L+jwCob) 
and-G L is given by Equation 2.19 
Equations for the voltage and current gains Av and Ai of the 
simplfied Miller equivalent circuit of Fig. 2.18 can be obtained as follows. 
The output voltage eo' 
eo' =-Gm ej ZL 2.51 
where ZL and Gm are given by Equations 2.29 and 2.48 respectively. ei in 
terms of el is (see Appendix C), 
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Fig. 2.17 
A Simplified Equivalent Circuit 
ode Z of Fig. 2.10 Mx 
Fig. 2.1B 
A Miller Equivalent of Fig. 2.17 
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Cob =(Cb'c'+Cbc) 
R p 7-1- *1 
el -b 2 Gb +G 
e+jwCb' e 
2.52 
The substitution of Equations 2.29 and 2.52 into Equation. 2.51 
gives, II 
-GGR 
eo' 
(G +G 
mb L( 
1+jwCORS)el 
2.53 
b e+jwCb'e) 
(1+jwCO(Rs+R 0) 
The voltage-gain eo/el is then. 
AV' 
GmGbRL (1+jWC 
0R S) 2.54 
(G 
b +G e 
+jWC We )(1+jWC 0 
(R 
3 +R 
0) 
Equation 2.54 can be written as, 
AV' 
G 
m2 
GbR L(l+jWT5) 2.55 
(G b +G e)('+jwT2 
)(l+jwT 
4) 
where T5C0Rs2.56 
By definition, the current gain A! in terms of AI is, Iv 
A, I /R 
v* Zin L 
2.57 
where ZI. in the input impedance of the-simplified Miller equivalent in 
circuit of Fig. 2.18 and it is given by, 
Z 1. =-Gb 
+G 
e 
+jwc We 2.58 
in (G 
b +G e 
+jwc b'e 
)(G 
b+ym )-G b2 
and RL is the external load at the output of the simplified Miller 
equivalent circuit shown in Fig. 2.18. 
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2.9. The Simplified Equivalent Circuit Frequency Response 
To calculate the voltage and circuit gains of the simplified 
Miller equivalent circuit of Fig. 2.18, the Miller admittance Ym and the 
emitter junction capacitance C We admittance values have to be found. 
The successful approximated method applied in Section 2.6 has 
been employed here also to evaluate the Miller capacitance CT and then C m We' 
Thus, 
J= Cm Cob(' + gm GbRc /(G b +G e)) 
2.59 
and CT+Cg /21if 2.60 m We mT 
Using Table 2.1 data, the solution of Equations 2.59 and 2.60 
,T givess Cm = 7.8 pF and C We = 4.9 pF. The C We value obtained here is 
slightly higher than that obtained in Section 2.6. This is due to the 
approximation nvolved in the equivalent circuit simplification discussed 
in Section 2.8, ' 10 
. The short-circuit current gain h fe of the simplified Miller 
equivalent circuit of Fig. 2.18 has been calculated and it is also shown 
in Fig. 2.14. The voltage gain Av ha's been calculated for RL=1M and 
it is also shown in Fig. 2.15 The approximated equation of Section 2.8 
has been used in calculating Ai and the voltage gain Ave 
The agreement between the calculated hfe and the voltage gain 
Av for RL 'ý IKSI obtained here and those calculated from the Miller equivalent 
circuit of Fig. 2.10 is satisfactory up to fT* Thus, this justifies the 
approximation nvolved to calculate the emitter-junction capacitance 
C b'e* 
Hence, the author concludes that the simplified equivalent circuit 
of Fig. 2.17, which is in'contrast to the hybrid-11 representation, represents 
the Integrated Bipolar transistor, described in Section 2.2 at frequencies 
up to fT as the equivalent circuit model of Fig. 2.10 does. 
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2.10 The Miller Admittances Frequency Dependence 
In Sections 2.6 and 2.9, the Miller admittances Y ml and 
Y 
m2 
in the Miller equivalent of Fig. 2.11 have been evaluated at the frequency 
of measuring fT in order to estimate the emitter junction capacitance Cb'e 
and hence to calculate the voltage and current gains. 
Here, the author investigates over which frequency range the 
above approximation, i. e. evaluation of Y ml and 
Y 
m2 at 
frequency of 
__j 
measuring fT, is valid. 
The Y 
ml, and 
Y 
m2 expressions, given 
by Equations 2.23 and 2.24 
in Section 2.5, have been evaluated at RL 'ý 0.00 using the corresponding 
f 
component values of Table 2.1. The results of these calculations are shown 
in Fig. 2.19. 
j 
Fig. 2.19 shows that, the (Y ml 
/jw) amplitude remainsapproximately 
constant over the frequencies up to fT. Fig. 2.19 also shows (Yml/jw) 
phase 'is zero up to 100 Mýz and then it starts to fall down to -40 degrees 
at f T, Alsos Fig. 2.19 shows that, the (Ym2 /jw) amplitude is approximately 
constant up to 100 MHz and at higher frequencies up to fT. starts to fall-off. 
(Y 
m2 
/jw) phase is zero up to 10 MHz and at this frequency starts to fall 
down to approximately -90 
0 at f T* 
The author concludes, the evaluation of the Miller admittance 
Ym, and Y m2 of 
the Miller equivalent circuit of Fig. 2.11 at the frequency 
of measuring fT in order to evaluate the emitter junction capacitance C ble 
from the measured fT , is satisfactory . 
2(12,13) 
2.11. Discussion and Conclusion 
The Miller equivalent circuit has been deduced from the approximated 
equivalent circuit model, of the specifieO transistor, of Fig. 2.10 The 
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(Y /jw) and (Y AM ampZitudes mi M2 
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;o 
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Miller equivalent circuit of Fig. 2.11 has been used to calculate the voltage 
and current gains. It has been found that it gives the same frequency response 
as that calculated from the approximated equivalent circuit of Fig. 2.10 using 
G-CAP-2S Analysis program as shown in Figs. 2.14 and 2.15. The frequency 
dependence of the various components of the Miller equivalent circuit of 
Fig. 2.11 have been studied. The evaluation of the Miller admittances Y ml 
and Y m2 of 
Fig. 2.11 at the frequency of measuring fT has been justified. 
Evaluation of the emitter junction capacitance C We applying the approximated 
method outlined in Section 2.6 was successful as it gives the same fT value 
as that measured. A simplified equivalent circuit model of Fig. 2.17 in 
which the whole of the output capacitance Cob can be considered to be between 
the base terminal and the collector junction. has been deduced. The conditions 
under which this simplified equivalent circuit model is valid is given in 
Table 2.2. This simplification has been successfully shown to apply to 
integrated transistors having fT = 2.5 GHz. The voltage and current gains 
calculated from the Millerequivalent circuit for Fig. 2.18 were compared 
in Figs. 2.14 and 2.15 to those calculated from the approximated equivalent 
circuit model of Fig. 2.10. The agreement between these results wa S very 
satisfactory. Thus this justifies the approximation involved both. to 
calculate the emitter junction capacitance C We from the measured fT and to 
simplify the approximated transistor equivalent circuit of Fig. 2.10. 
See publications, Chapter 11.1 
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CHAPTER 3 
CORRECTIO14 OF 141CROWAVE-NETWORK-Ai4ALYSER. MEASUREMENT 
OF 2-PORT DEVICES 
3.1. Introduction 
Most microwave network analysers measure the amplitudes and 
phases of the forward and reflected wave to obtain the required parameters. 
These waves are normally extracted by directional couplers and down 
converted to an intermediate frequency where easier amplitude and phase 
comparisons can be made. 
Computer aided correction programs may be applied to calibrate 
out the errors normally associated with the measuring system components. 
3(1-7) In the available computer correction programs, a short circuit, an 
off-set short and a well calibrated or sliding termination are required. 
For measurements under many conditions, the sliding termination is not 
generally available. Also, there may be insufficient room to accommodate 
a sliding termination in the transistor measuring jig In tile author's 
present work, the H. P. test-fixture jig has been chosen to accommodate the 
integrated bipolar transistor, for me asuring the transistor S-parameters. 
Here, a different computer aided correction program is needed to maintain 
a reference plane of measurements at tile device terminals and to calibrate 
the measuring system up to 'this reference plane. By this means we obtain 
accurate S-parameters for the measured transistor, eliminating the effects 
of parasitics such as bond wire inductance and pad capacitance. ' Such 
parasitics can be cons'idered to be part of the sy kem errors. 
In the measurement of the scattering pa . rameters (S-p'arameters) of 
2-port microwave devices, the-system errors can be represented by a perfect 
Network Analyser and two equivalent error'networks, one each side of the 
device under test. These errors can be represented in terms of scattering 
parameters. 
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3.2. Derivation of the Computer-Corrected Network Analyser Calibration 
Equations. 
Since Hackborn's original paper 
3(1) 
, describing a calibration 
procedure for a computer-corrected network analyser, vari ous other schemes 
have been described. 3(2-7) In all previous treatments, approximations in 
one way or another have been made in evaluating the error parameters 
involved and hence the device parameters. In these correction systems 
3(2-7) 
the leakage power transmitted through the system has been neglected. In 
the analysis by Hand 3(2) , one error parameter has been assumed to be unity 
in order to reduce the unknowns and to make the evaluation of the error 
parameters possible. In others 
3(2,5) the reference plane has not been 
established at the device terminals. Consequentlys the measured parameters 
of the device under test include some errors mainly due to the variation 
of the reference plane during system calibration. 
It was decided to establish a reference plane at the device 
terminals so that the measured S-parameters will accurately represent the 
device under test. Some of the above programs were investigated and have 
been found not suitable for establishing the reference plane at the 
transistor terminals. 3(3,5 ) This was due to tile limited space available 
in the H. P. test-fixture jig3, to accomodate the calibration, pieces 
required. 
Fig. 3.1. a represents a system block diagram when a device under 
test is measured. The signal flow graph of such a system is shown in 
Fig. 3.1. b. The system errors are represented here by two-equivalent 
error networks M and N placed between the device and each of the measuring 
ports. The leakage power transmitted through the measuring system in both 
directions is considered here and represented by ML and NU 
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Fig. 3.1. b. Flow Graph of System Model of Fig-3-1. a. 
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Figs. 3.2. a. and 3.2. b. represent the system signal flow-graphs 
when a1 and a2 are fed in turn at ports (1) and (2) respectively. a1 and 
a2 are the incident voltage waves, b1 and b2 are the reflected voltage 
waves at ports (1) and (2) respectively. 
3(8) Applying signal flow graph analysis and non-touching-100p rule 
when a, is applied at port Mg the measured reflection and transmission 
coefficients are: 
bl 
Rl 2 al 
la 
2 =o 
and, 
b2 
2 Tl a1 
la 
2 =o 
M+ 
M21 m 12 {S 11 D 11(l - S22 22) +N 22S21S121 
s 
21 ML+DM 21 N 12 
Similarly, when a. is applied at port (2) gives: 
and 
m 
b2 
R2 a21 al=O 
m 
bi 
T2 a2 
la 
1 =o 
N+N 21 
N 12 {S 11 D 22(l - SllM22) + M22Sl2S21' 
N+ 12 MN LD 12 21 
3.1 
3.2 
3.3 
3.4 
where, 
D1-S 11 m 22 -s 22 N 22 -s 21 s 12 m 22 N 22 +s 11 s 22 m 22 N 22 
In Equations 3.1 - 3.5. some parameters appear only as a product, 
3.5 
therefore it is not necessary to determine explicity the scattering parameters 
of the error equivalent networks 
3(2) 
. These parameters are M 21 M 121 M 21 N 12' 
M 12N21 and N 21 N 12, Consequently, the necessary parameters which have to be 
evaluated can be redefined as: 
x1 = M11 
x2m 21 m 12 
x3m 22 
xN 4m 21 12 
MML 
x5 `2 N 11 
x 6-= N 21 N 12 
x7N 22 
x8m 12 N 21 
NNL 
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Fig. 3.2. a. Signal Flow Graph of Fig. 3.1. b. 
at a2=0 
Sol N19 b9 
NL 
Fig. 3.2. b. Signal Flow Graph of Fig. 3.1. b. 
at a, =0 
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Equations 3.1 - 3.5 thenbecome: 
m=x+ 
X2 
{S x)+xss3.1 Rl 1D 11(l - '22 77 21 12 
m=M+ 
X4 
s 
"' 
3.2 Tl D 21 
m R2 `ý x+6x3.3 5 T- {S22(l - Sll 3) + x3Sl2S21' 
and 
mN+x. S 3.4 T2 D 12 
where, 
.D= 
(1 -S lix3)(1 - S22x7) - x3x7S2lSl2 3.5 
3.3. Calibration Procedure: 
The equationsneeded to evaluate the necessary error-parameters, discussed 
in Section 3.2, and hence the scattering parameters of the device under test, can 
3(394) be obtained from the following calibration procedure 
In this calibration, the test device is removed and the error networks 
are terminated in turn by the four-known-standards, namely matched-load, short- 
circuit, open-circuit and through line. The calibration sequence is as follows: 
1. Matched-Load Termination: 
(S S22 : -- s's 0) 21 12 `ý 
a. at port (1). 
Equations3.1 and 3.2 reduce to: 
m=x3.6 11 
and M2=m3.7 
b. at port (2). 
Equations 3.3 and 3.4 reduce to 
mx3.8 
and M4N3.9 
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2. Short-Circuit Termination: 
Sll S22 = -1 s 21 `= S12 = 0) 
a. at port (1) 1 
Equation 3.1 reducesIto: 
m5=x1- 
x2 
3.10 
1+x3t 
b. at port (2) 
Equation 3.3 reduces to: 
mx5-63.11 
1+x7 
3. Open-Circuit Termination: 
(S ii"s 22 = 1, s 21 s 12 0) 
a. at port (1) 
Equation 3.1 reduces to: 
m7X1+23.12 
X3 
b. at port (2) 
Equation 3.3 reduces to: 
X 3.13 
x 
4. Through-Line Termination: 
(S ,s0, ss ll ` 22 ý 21 12 
a. at port (1) 
Equation 3.2 reduces to: 
mm+x43.14 
1-x3x7 
-61- 
b. at port (2) 
Equation 3.4 reduces to: 
M10 "N+83.15 
1- X3 x7 
Equations 3.6 - 3.15 are simultaneously solved in Appendix D9 and the 
error-parameter values are: 
M=M23.16 
N=M43.17 
x1=M13.18 
2(M1_M5)(M7_M1) 
x2=- 
(M 7_M5) 
3.19 
3M5 
+M 7- 2M 1 3.20 
M 7-M5 
x4 (m 9 -M 2)(l-x3x7) 
x5m3 
x 
2(M 3-M6)(M8-M3) 
(M 
8-Md 
X7 
m6 +M 8- 2M3 
(M 8-Md 
X8 = (Mlo-m 4)(l-x3x7) 
where, 
Y-Y- 
(M 
5 +M 7-2M, 
)(M 6 +M 8- 2M 3) 
3.21 
3.22 
3.23 
3.24 
3.25 
1 9r. -3-7 (M 7-M5)(M8-M6) 
then, with the substitution of M, N, xl,,, X8. from Equations 3.16 - 3.26, 
into Equations 3.1 - 3.5, the s-parameters of the device under test can be 
obtained, therefore, 
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sxl (1 - K(l + dx 7)1 3.27 3 
S22 {1 - K(l + cx 3 3.28 X7 
s 12 eK 3.29 
and 
In which, 
and 
s 21 `2 fK 3.30 
K= {1 + cx 3 )(1 + dx 7) - ef x3x 71 3.31 
c=m 
Rl 
xm13.32 2 
dm R2 
xm33.33 6 
em T2 
N 
3.34 
X8 
f=m Tl 
xm3.35 4 
3.4 Computer Aided Measurements: 
Equations of the error parameters and device S-parameters of Section 3.3 
have been computer programmed and used as an analysis subroutine in a full 
Computer Aided Correction program available in the Department 
3( 10). To try the 
program, this computer aided correction program was applied to measure the 
S-parameters of H. P. 35821E NPN microwave transistor 
3(9) 
at various bias 
conditions in the 2.0 - 4.0 GHz frequency band. 
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Fig. 3.3 represents the measured S-parameters of this transistor 
at bias condtion, V CB = 15V, Ic= 15mA. The measure .d parameters S 21 and 
S 12 and those given in the transistor's data sheet are also compared in 
Fig. 3.3.3(9) The measured S 21 and S 12- are smaller in amPlitude, and vary 
less with frequency. This is due to the different device measured here 
and that measured by the manufacturer, and the consideration of the leakage 
power transmitted through the measuring system; this leakage was neglected 
by the manufacturer during the transistor S-parameter measurements. 
3.5. Discussion 
Like the computer aided correction programs available, the 
disadvantage of the program implemented in this chapter is the requirement 
of the matched load termination, which is difficult to obtain at microwave 
frequencies. To overcome this disadvantage, a known terminating load will 
be used instead. This results in the device being characterized with 
respect to impedances Z(1) and Z(2) . as shown in Fig. 3.4, Where Z(1) and 
Z(2 ), are the frequency dependant impedances of the known terminating loads 
used,, and Z0 is the measuring system characteristic impedance (500). 
The device scattering parameters with respect to the impedance 
z0 can be obtained by representing the junction at A and B by their scattering 
parameters as shown in Fig. 3.5. 
Let Z=3.36 1z0 
and 
zZ3.37 2z0 
lience, 
s 3.38 11 1+z 
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aR 
sm 
1-z3.39 
22 1+z 
and 
s 
(1) 
21 = (I - sm). V7 3.40 11 
sm 12 = (I - S(1)). 3.41 22 
S(2) =1- 
z2 
11 1+ 
3.42 
z2 
s 
(2) 
22 =2 3.43 1+ z 
s (2) (1 S(2) 1 3.44 21 'TZ 2 
S(2) (1 S(2)). fz- 3.45 12 22 2 
Applying signal flow-graph analysis and the non-touching loop rule to 
3(8) Fig. 3.5 gives the S-parameters at a 50-0 plane. 
Hence the S-parameters are: 
Sb SM + {S (1 -S S(2)) + S(2)S S mil alla 
2 =0 
11 D 11 22 11 11 21 12 
S2 21 S(1)S(2) 
bS 
M21 a1 
la 
'=O 
D 21 21 
2 
b S(2)S(2), 
S2 S(2) + 21 12 {S sm) + Sms S M22 a2la 
I =0 
22 D 22(1 - Sil 22 22- 21 12 
and 
Sb 
S12 
S(1) S(2) M12 a2a =0 
D 12 12 - 
3.46 
3.47 
3.48 
3.49 
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where, 
D=1-S S(l). - SS 
(2) 
_ss S(1)S(2) +Ss SMS 
(2) 3.50 11 22 22 11 21 12 22 11 11 22 22 11 
The implemented computer aided correction program of Section 3.3 is consequently 
modified to give direct S-parameters at the mismatch terminations. i. e. the 
measured S-parameters of the device under mismatch termination is converted 
into a 50-Q plane in intermediate steps within the computer correction 
analysis. 
3.6. Conclusion 
In the computer aided correction program implemented in this 
Chapter, the leakage power transmitted through the measuring system, usually 
neglected, has been considered. The reference plane has been established , 
at the device terminals in order to accurately measure the device scattering 
parameters. Four known, calibration pieces namely matched-load$ short-circuit, 
open-circuit and through line are needed to successfully evaluate the error 
parameters involved and hence to obtain the accurate S-parameter of a device. 
The computer aided correction program has been extended and 
modified to overcome the matched-load difficulty at microwave frequencies. 
This program will be applied in Chapter 6 in measuring the S-parameters of 
the transistors described in Chapter 2. 
A thin-film resistor will be characterized in the following Chapter. 
and hence it will be used as a standard termination when-measuring the 
S-parameters of the transistors. See Chapter 6. 
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CHAPTER 4 
MODELLING OF A MICROWAVE STA14DARD TERMINATION AT FREQUENCIES 
UP TO 8.0 GHz 
Introduction 
The objective of this study was to analyse a thin-film resistor 
produced by Tek-Wave from D. C. to frequencies up to 8.0 GHz. It was aimed 
to produce a lumped equivalent circuit model for the resistor and to study 
its frequency dependence as it was intended to be used as a calibrating 
standard when measuring the S-parameters of the transistors. This will be 
discussed in Chapter 6. In this analysis,, for the measurements a reference 
plane is established at the resistor terminals. This was to eliminate all 
the parasitic components from the measurements. 
A different computer aided correction program is needed here to 
maintain the required reference plane and to obtain measurements on the 
resistor free from the errors associated with the measuring system and those 
due to discontinuities. 
An optimization routine is required to produce a lumped equivalent 
circuit which represents the thin-film resistor over frequencies up to 8.0 GHz. 
4.2. Device and Package Description 
The measuring system has to be calibrated before commencing parameter 
measurements on any device. 
4(6,7) In the case of a matched load calibration no 
reflected power should exist. Perfect matched. loads are difficult to obtain 
4(13,2) 
at microwave frequencies . At these frequencies, a load resistor with 
known frequency dependence can be used instead, see Chapter 3. 
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A Tek-Wave chip resistor, type 20-0132-50,500 with t 2.0% accuracy 
has been chosen for this application4(4) . These resistors are deposited on 99.5% 
alumina substrates. The chip resistor and its proposed equivalent circuit 
model based on its structure are shown in Figs. 4.1 and 4.2 respectively. 
The resistor-chip was mounted on a stud to facilitate measurements 
in the following manner. 
1. The ground plane of the chip resistor was coated by a silver conductive 
epoxy, EPO-TEK-31 type. 
2. The chip was placed on the stud header. 
3. The chip and the stud were pl ace 
jd in an'oven at 80 0C for approximately 
30 minutes. 
4. The mounted resistor chip together with the stud were removed from 
the oven and left to cool for at least one hour. 
The chip was then firmly mounted and ready to be measured. 
4.3. Device Measurements and Calibrations. 
The errors in a network-analyser system may be represented by 
assuming a perfect network analyser and a 2-port error network interposed 
between it and the device under test. 
4(67) The error network may be 
conveniently characterized in terms of its scattering parameters and will 
assume the form shown in Fig. 4.3. For calibration purposes, the test 
device is removed and the error network is terminated in turn by the three 
short circuits shown. 
4(6) 
4.3.1. fleasurinq Jig.. 
The measuring jig was designed to provide only a small discontinuity 
between the mounted resistor chip discussed in Section 4.. 2, and the inner 
conductor of the OSM connector. 
4(1,2 )A 
cross-section of this jig, is shown 
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I 
Fig. 4.1. A Tek-Wave Chip Resistor 
(20 times fuZZ size) 
c 
Fig. 4.2 The Proposed High-Frequency Equivalent 
Circuit ModeZ 
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in Figs. 4.4 and 4.5. Care has to be taken when bringing the resistor chip 
into contact with the OSM inner conductor. The successful method was to 
connect the measuring jig to the S-parameter test unit via the OSM connector 
and observe the trace movement on the polar display of tile network analyser 
whilst turning the screw, at the opposite end of the jig, inwards gently. 
The trace should move towards the centre of the polar display. When perfect 
contact is made, the trace reaches a stable position near tile polar display 
centre. 
Fig. 4.5 represents the assembly diagram of the jig, the mounted 
chip-resistor and the OSM connector during measurements and the complete 
proposed equivalent circuit model of the resistor under test. 
4.3.2. Computer Aided Correction Program 
Several computer-aided correction programs are available to be 
used in these kind of measurements4(6,7). One, is the two-short and one open 
circuit correction nrnaram_4(7) Tf wa,,, rprnmmpnfipfi liv nrpvinus investiuators 
4(6) 
to use the three-short-circuit, one direct and two off-setst computer aided 
correction program to avoid open-circuit difficulties at microwave frequencies. 
The three shorts, one direct and two off-sets, required for the H. P. Network 
analyser calibration prior to the load resistor measurement were designed and 
investigated. A 50-0 air line was maintained in these off-set shorts. The 
centre conductor of the off-set shorts has the same diameter as that of the 
OSM connector to reduce the discontinuity effect during calibration. The 
off-set shorts consist of two parts, the inner and outer conductors. It 
was found that to obtain perfect connection between these parts, the inner 
part of the two offsets was machined with an annular recess which was filled 
with solder and then placed inside the outer parts. The off-set shorts were 
then gently heated at the opposite ends in order to prevent the melted solder 
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(a) 
Thin-fi Im 
resistor I 
Fig. 4.4. (a) The Thin-Film Resistor Co-axial Measuring-Jig. 
(b) The Thin-Film Resistor Mounted on the Stud. 
(5 times full size) 
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from overflowing onto the centre conductors of the inner parts. The 
process was checked from time to time under the microscope to ensure 
the result. The direct short and the two off-set shorts were gold plated 
for better electrical contact. 
4(4) 
Fig. 4.6 represents the cross-section of the two off-set short 
circuits used in system calibration. 
4.3.3. Measurements and Results 
before commencing reflection coefficient measurements on the 
thin-film resistor, the H. P. Network Analyser measuring system has to be 
calibrated 
4(6). In the calibration procedure, Port (1) of tile S-parameter 
test unit is terminated in turn by a direct short, an off-set with small 
off-set length and finally by the remaining off-set short, discussed in 
Section 4.3.2. 
The stud, where the thin-film-chip resistor is mounted, was placed 
in the measuring jig. This jig was then connected at port (1) of the 
S-parameter test unit via the OSM connector, see Fig. 4.5. 
The measuring sy tem was calibrated and the reflection coefficients 
amplitude and phase, of the thin-film resistor was measured at twenty-one 
frequency points over the frequency band (2.0 - 4.0 Gliz). The three-short- 
circuit analysis routine utilizing the on-line facilities of the Sigma V 
was used. 
4(6) The amplitude and phase of the measured reflection 
coefficients, uncorrected and corrected, are shown in Fig. 4.7. The curves 
have been drawn through all the measuring points, which have been omitted for- 
clarity. The scatter on the measured points is less than the line thickness. 
Tile calibration procedure for the measuring system was repeated 
several times and the thin-film resistor was measured after each calibration 
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(a) 
(b) 
Fig. 4.6. Cross-Section of the Off-Set short circuits 
(a) lst Off-Set short (Z = 1.0 cm) 
(b) 2nd Off-Set short (I = 1.5 cm) 
(twice fuZZ size) 
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00 
over the frequency band (2.0 - 4.0 GHz). This was to ensure the repeatability 
and the constancy of the measurements. Such measurements are shown in 
Fig. 4.8. The measured reflection coefficients of Fig. 4.8, agree with 
those shown in Fig. 4.7, showing the repeatability of tile measurements obtained 
after each calibration. 
Generally, the corrected result is mainly dependent on tile accuracy 
and the frequency dependence of the short circuit pieces used in 
calibration. 
4(6) Wo significant scattering in the corrected results over 
the frequency band concerned could be observed. The corrected reflection 
coefficient increases steadily with the operating frequency as expected 
from the proposed equivalent circuit of Fig. 4.2. The polar display of 
the reflection coefficient of each calibration piece of frequencies up to 
8.0 GHz showed that its phase was proportional to frequency, and no losses 
could be observed. This indicates the three shorts, one direct and two 
off-set lengths, used in calibration are perfect and they are frequency 
independent. Therefore, these shorts are successfully designed. 
Again, the measuring system was calibrated using the three-shorts 
calibration pieces and then the reflection coefficient of the thin-film 
resistor was measured at 41 frequency points over the frequency band 
4.0 -+ 8.0 GHz. The amplitude and phase of the uncorrected and corrected 
reflection coefficients are shown in Fig. 4.9. 
Due to the limited sweep ranges of the H. P. oscillator the 
reflection coefficient of the thin-film-resistor was measured in two 
frequency bands, namely 2-4 GHz and 4.0 - 8.0 Gliz. Consequently, each 
frequency band of the sweep oscillator has to be calibrated separately. 
At frequencies below 2.0 Gliz, the thin-film resistor reflection 
coefficient values were obtained by extrapolating the corrected results 
of Fig. 4.7. In the 2.0 - 4.0 GHz band, the amplitude and phase of the 
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CA co 
IZ) 
reflection coefficient approximately increases linearly as the operating 
frequency increases. The amplitude is approximately doubled as the 
frequency increases by a factor of 2. The phase decreases by an average 
of +5.0 degree/200 IIHz at the selected frequency points up to 3.0 GHz. 
This increase is fluctuating in the frequency range 3.0 - 4.0 GHz. The 
extrapolated amplitude and phase of the reflection coefficient at 
frequencies from D. C. up to 2.0 GHz are shown in Fig. 4.10. 
Manual measurements on the thin-film resistor were carried out to ensure 
the validity of tile extrapolated results at selected frequency points up 
to 2.0 GHz- These measurements are also shown in Fig. 4.10. 
1 
4.4. Lumped Equivalent Circuit Model 
The short-circuit pieces discussed in Section 4.3.2, required for 
system calibration, were satisfactorily constructed. The reflection coefficients, 
amplitude and phase, of the thin-film resistor have been measured and 
successfully corrected for the errors associated with the measuring system. 
See Section 4.3.3. 
Next was to produce a lumped equivalent circuit model which 
represents the thin-film resistor over the frequency range up to 8.0 GHz- 
The proposed equivalent circuit model shown in Fig. 4.2. was considered. 
In this model, R was taken as the d. c. resistance of the thin-film resistor 
and has been measured to be 510. Cd is the dielectric capacitance. Cs is 
the capacitance across the metalization. L1 and L2 are the thin-film and 
the metalization inductances respectively. The above components, namely, 
R9 CS, Dd, L1 and L2 represent the resistor alone. During measurement 
an additional capacitor C, is involved, see Fig. 4.5. This capacitance 
represents tile parallel plates C and the fringing C capacitances at the Pf 
point of discontinuity, plane of measurements. 
-83- 
RefZection Coefficient 
c4 
ci- 
to 
%I- 
oý 
ell. 
CQ 
2 
phage, degree, 
-84- 
cvTtitude 
Since the chip resistor cross-section is slightly smaller than 
that of the OSM centre conductor, the parallel plates capacitance CP 
approximately reduces to half of its value, due to the arrangement of 
measuring the chip-resistor, see Fig. 4.5. The Cf and Cp capacitances 
4(5). can be calculated from the following equations 
I 
IE 
Cp (D ) 2. (04.1. 81 2d) 
and 
cf '2 £o- D l* 9, n 
(1)4.2. 
2d 
where, co = permitivity of free space, 8.85 x 10-12F/m. 
DI= OSM inner conductor diameter, 1.3 nim. 
D2 OSM outer conductor diameter, 4.1 mm. 
d chip thickness, 0.351 mm. 
The solution of Equations 4.1 and 4.2 give, Cp = 1.67 x 10- 
16 F 
and Cf= 1.592 x 10- 
14 F. As these capacitances are in parallel in the 
equivalent circuit of Fig. 4.59 they can be combined in one capacitance. 
The' resultant capacitance is 1.6087 x 10 -14 F which is approximately Cf* 
4.5. Equivalent Circuit Optimization 
The circuit model of Fig. 4.5 is considered to represent the 
thin-film resistor at frequencies up to 8.0 GHz. The component values of 
this circuit model, from which R and C are known, have to be optimized to 
give an agreement between the measured and calculated reflection coefficients. 
The d. c. resistance R of the thin-film resistor was measured to 
be 510. C is approximately the fringing capacitance Cf at the point of 
discontinuity during measurements and it. was calculated in Section 4.4 to 
be 0.016 pF. The remaining components Cd' Cs , L, and L2 cannot be 
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theoretically calculated. An optimization programme called "OPTIMAL" was 
applied to optimize these components to approximate. ly give the measured 
reflection coefficient at frequencies up to 8.0 GHz. - 
The OPTIMAL method is a direct search in conjunction with a 
conjugate gradicnt method developed in tile department. 
4(3) 
To carry out the optimization initial values for the components, 
namely, C d' CS, L1 and L2 have to be set up. Table 4.1 shows the initial 
and optimized circuit component values. 
Tile measured and optimized reflection coefficients, amplitudes 
and phase, are compared in Figs. 4.11 - 4.14, at frequencies up to 8.0 GHz. 
The agreement between these results is very satisfactory. 
The author concludes, the proposed equivalent circuit model 
discussed in Section 4.4 and its component values obtained in this section 
accurately represents the thin-film resistor at frequencies up to 3.0 GHz. 
4.6. Discussion and Conclusion 
The reflection coefficient of the thin-film'resistor has been 
successfully measured in a coaxial mount. An equivalent circuit model 
which represents the thin-film resistor has been obtained at frequencies 
up to 8.0 GHz. 
The discontinuity effects at the plane of the measurement have 
been included in the equivalent circuit model, discussed in Section 4.3.3 
and optimized in Section 4.5. 
The thin-film resistor characterized in this chapter is a very 
poor matched load for precision measurements. 
Similar thin-film resistors will be mounted on a strip-line package 
and will be designed and discussed in Chapter 5. In Chapter 6. the packaged 
thin-film resistor will be used as a known calibrating standard in the 
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Table 4.1 
Thin-film Resistor Equivalent Circuit Element Values 
Circuit 
Element 
Initial 
Value 
Optimized 
Value 
Remarks 
R 510 measured d. c 
C 0.016 pF - calculated 
Cd 0.01 pF 0.17 pF optimized 
Cs 0.05 pF 0.2522 pF optimized 
L1 0.1 nH 0.029 nH optimized* 
L2 0.01 nH 0.0062 nH optimized 
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transistor measurements. The thin-film resistors are assumed to be identical 
in shape and size. The optimized component values of the equivalent circuit 
of Fig. 4.11, and shown in Table 4.1, will be valid except R. It varies 
from one resistor to another and it can be easily measured at d. c. 
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CHAPTER 5. 
TRANSISTOR PACKAGE AND MOUNTING 
Introduction 
Microwave semi-conductor chip devices such as detectors, amplifiers, 
transistors and others are usually mounted in standard packages such as 
H. P. K-disc strip line headers. In some cases special headers have been 
designed to meet certain requirements. 
5(1,2) 
The integrated-bipolar-transistors to be characterized here are in 
chip-form and they were provided by Allen Clark Research Centre,, Plessey. 
5(3) 
These transistor-chips were produced using WR6A and WT16A masks. These 
masks have transistors with various emitter, base and collector geometries. 
The SB630, SB420 and SB820 transistors are the principal devices on these 
masks. 
In th; schapter, the preparation of these transistors-for measurement 
will be described. A special transistor-package will be designed. This is 
to protect the transistor-chip and to facilitate measurements. As these 
transistor-chips vary in sizes a microstrip package with a number of 
different layouts will be designed. Suitable terminal leads will also 
be designed. The transistor chips and the terminal leads will be mounted 
on an appropriate package. External connection between the emitters base 
and collector terminals of the mounted transistor-chips and the 
corresponding package. leads will be provided by wire-bonding techniques. 
5.2. Transistor Package 
The H. P. transistor fixture jig has been chosen as a measuring jig 
in the transistor measurements. These transistors were specified in Section 5.1. 
Consequently a microstrip-line transistor-package which fits the space available 
in the chosen jig has been designed by the-author. In the design, the external 
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connection wires are kept, to the minimum possible length to reduce the parasitic 
5(192) 
effects at microwave frequency The effects can be eliminated by the 
possibility of extending the 50-0 line measuring system up to the transistor 
5(1,2) terminals. This will be discussed in detail in the transistor measurement 
presented in Chapter 6. 
Figs. 5.1 and 5.2 show the WR6A and WT16A masks. produced at Caswell 
by Plessey Company. These masks include the required transistors to be 
measured. See Section 5.1. 
Due to the mask size variation and to make the external connections 
possible, numbers of different strip-line transistor-package layouts have been 
designed. These packages, designed by the author, have been fabricated by ERA 
and they are deposited on a 1" x 1" x 0.025" superstrate using thick-film 
techniques. The superstrate is an ultra-fine-grained 99.5% aluminia substrate 
having an on fired surface finish of 3-4p inches. These superstrates were 
obtained from Material Research Company. 5(4) 
5.3 Transistor-Package Leads: 
Suitable terminal leads have been des 'b igned I by the author to facilitate 
measurement on the packaged transistor-chips and to fit the space provided in 
the strip-line package designed in Section 5.2. These leads were made from 
0.003" thick copper-strips and they have been sliced into suitable lengths and 
widths. The base and collector package-leads have been designed to be 1 mm 
in width and 6 mm in length. The emitter package-lead has been designed to 
be 2 mm in width and 5 mm in length. These dimensions were designed to fit the 
corresponding space provided by the H. P. measuring jig. 
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I 
Fig. 5.1. A WR6A-Chip ineZudes SBC30 traneictor 
(Scale of 2000) 
Fig. 5.2. A WT16A-Chip includes SB420 transistor 
(Scale of 800) 
The strip line package terminal leads described above were gold 
plated for better electrical contacts. 
5(5) 
5.4 Transistor-Chip Mounting and Wire Bonding: 
The need for a transistor-package and terminal leads has been described 
in Section 5.1. In this Section, the various transistor-chips and the package- 
terminal leads mounting procedure is outlined. 
It has been found, the package-terminal leads have to be mounted on 
the transistor-package prior to the transistor-chip. This is to enable mounting 
the transistor-chip exactly in the centre of the space provided in the 
transistor-package. 
The package-terminal leads were first mounted on several transistor 
packages and the various transistor-chips have been mounted each on an appropriate 
trans i stor-package by the author. This was done as follows. 
1. The emitter, base and collector lead ends were coated by EPO-TEK 
silver conductive epoxy H. 31 type and then placed in the corresponding 
areas of the transistor-package. 
2. The transistor-package was then placed in an oven at 80 0C for approximately 
30 minutes. 
3. Then, the transistor-package was removed from the oven and exposed to room 
temperature. 
4. The ground plane of the transistor-chip, WR6A or WT16A chip, was coated 
by the epoxy and then accurately placed at the centre of the space 
provided in the mounted leads transistor-package. 
5. Steps 2 and 3 were repeated. 
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The packaged transistor-chips are now ready for the next step, which 
is the external connection between the transistor-chip terminals and the 
corresponding package terminal leads. These connections have been provided 
by the use of wire bonding at Caswell, Plessey. Aluminium wire of 0.005" 
diameter has been used in these connections. A photo for a complete device 
is shown in Fig. 5.3. 
5.5 Conclusion: 
T he strip line transistor-package has been accurately designed to 
fit the H. P. test fixture jig and to hold the various transistor-chip sizes. 
The package terminal leads and the transistor-chips have been firmly mounted 
on the strip-line transistor-packages. 
The wire bonding technique provided by Plessey wire-bonding group at 
Caswell was successful. The transistor-chips are now ready for measurements. 
These transistors will be measured in the following chapter. 
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Fig. 5.3. A Complete Package Transistor-Chip 
(Scale of 3) 
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rt4APTI: P 1; 
TRA14SISTOR S-PARAMETER CALCULATION 
AND MEASUREMENT 
6.1. Introduction 
In the preceeding Chapter, the strip-line transistor-package 
has been described and the transistors to be measured, which are in chip- 
form, have been mounted on the corresponding strip-line package and wire- 
bonded. In this Chapter, the measurement of the S-parameters of the 
specified transistors at several bias conditions applying the implemented 
computer aided correction program of Chapter 3, will be carried out. 
Also, in this Chapter, the analysis of the transistor equivalent 
circuit in terms of S-parameters will be carried-out. These equations will 
be needed in the formulation of the objective function, described in Chapters 
7 and 8. 
The Plessey integrated bipolar transistor SB420, which is similar 
to the SB630 type of transistor but with different emitter width and length$ 
was also measured at the same bias conditions as the SB630. This is to 
study the S-parameters of both transistors and to show the equivalent circuit 
element variation from one transistor to another. 
Due to the limited ranges of the sweep oscillator of the H. P. 
network analyser measuring system, the S-parameters of the two transistors 
were measured first over the frequency range 0.4 - 2.0 GHz and then in the 
2.0 - 4.0 GHz frequency-band applying computer aided measurements. 
6.2. S-Parameter's Analysis Equations 
In this Section, the S-parameters of the SB630 transistor are 
calculated from its equivalent circuit shown in Fig. 2.7. b. This equivalent 
circuit model and its various parameters and components have been fully 
discussed in Chapter 2. 
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It has been found, due to the transistor equivalent circuit 
complexity, it is easier to calculate first the circuit Y-parameters and 
6(1) then use Y-S transformation equations to obtain the transistor S-parameters. 
The transistor circuit model of Fig. 2-7b is arranged in Fig. 6.1. 
for Y-parameter calculations. Using circuit theory and Nodal analysis 
6(2,6) 
the circuit Y-parameters are then: (See Appendix E) 
{X, Al -GAA Yll e 
jtoCbc 31 pb2 1 eo=O 1 
10 Gc 
A y21 ýl 
e. =o 
A13 
1 
A, -G2 
,D 
y22 e 
{x5 x21 
=O A 0e 
and C yA 12 ee =o A15 
in which, A1=x2x4+ jWC b'c'x3 
A2Gbx4wC bc, c b'cl 
A3 Gbx3 jwc bc' x2 
A5ý jto(Cbc'x2 + Cb' C, 
G b) 
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Gb '= 1/R b'b i, Ge= 1/R e and 
Gc= 1/R 
c 
6.1. 
6.2. 
6.3. 
6.4. 
6.5. 
6.6. 
6.7. 
6.8. 
6.9. 
6.10. 
6.11. 
6.12. 
6.13. 
6.14. 
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Now, the S-parameters could be formulated in terms of the Y-parameters, which 
are given by Equations 6.1 - 6.4, givi I ng: 
6(1) 
1 {(1-50y, l)(1+5 l 4' OY22 
)+2500OY21yl2l 6.15. 
S21 -lOOY2 /A 4 6.16 
S12 -100Y12 /A 4 6.17 
and 
s=1 {(1+50yjj)(1-5Oy22 )+25 ooy2lyl2l 6.18 22 A4 
in which, 
A4= (1+50y, l)(1+5oy22) -2500y 21Y12 6.19 
The flow diagram for the equivalent circuit analysis which will 
produce a table of results for the S-parameters of the equivalent circuit 
at selected frequency points is shown in Fig. 6.2. With the numerical values 
of Table 2.1 (Section 2.4) for the grounded emitter configuration of the 
integrated bipolar transistor of Chapter 2, the S-parameters of Fig. 6.3 
are obtained. 
6.3. Calibration Pieces Descriptions 
It has been stated in Chapter 3, that two things are necessary 
to successfully measure the S-parameters of a device. Firstly, a reference 
plane of measurement has to be established at its terminals, i. e. the 50-SI 
line measuring system has to be extended up to the device terminals. Second ly, 
the measuring system has to be calibrated at the established reference planeg 
the device terminals. 
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In. order to calibrate a measuring system and hence measure the 
S-parameters of a device using the computer aided correction program of 
Chapter 3, calibrating standards are required. These calibrating standards 
are matched loads, short-circuits, open-circuits and a through line. 
Previous investigattýrs. in computer-aided-correction 
measurement 
6(3,5 ) have succeeded in extending the reference plane up to the 
device package, but they have failed to extend the reference plane of the 
measuring system to the device terminals. This is because the selected 
calibrati on pieces, required for system calibration and establishing a 
reference plane of measurement, do not fit the space available in the device 
measuring jig. 
In the transistor measurementss Section 6.69 the author extends 
the 50-0 reference of the measuring system up to the device terminals. This 
is to obtain accurate values for S-parameters of the transistor. The errors 
arising from the transistor-package and bonding wires were considered to be 
included in the error networks placed at each side of the transistor as shown 
in Fig. 3.1. 
The calibration pieces required to extend the 50-P line measuring 
system up to the transistor terminals will be discussed in Sections 6.3.1 and 
6.3.2. These calibration standards were mounted on a package designed to 
fit the space available in the transistor-jig. 
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6.3.1. Matched Load Termination 
It has been stated in Chapter. 3. that due, to the matcheO-load 
difficulties at microwave frequencies, a known load impedance freqyency 
dependence can be used instead to terminate the measuring system during 
calibration. Hence, A Tek-Wave chip-resistor similar to that characterized 
in Chapter 3 was mounted on an identical transistor-package, described in 
Chapter 5. The equivalent circuit model obtained in Chapter 4 and shown 
in Fig. 4.2. was used to represent this thin-film resistor over the 
frequency range of interest. Its parameter values will remain constants 
except for the value for R0R0 is the d. c. resistance of the thin-film 
resistor and it varies from one chip-resistor to another. Hence, it can 
be easily measured at D. C. 
Two chip-resistors were mounted on strip-line packages, identical to 
those used for the transistors. This is to terminate in turn ports (1) and (2) 
of the H. P. network analyser as required by the system calibration procedure 
of Chapter 3. Fig. 6.4. is a photograph of the packaged-matched loads which 
are used to terminate in turn ports (1) and (2) of the measuring systems H. P. 
Network Analyser. 
6.3.2. Short-Circuit, Open-Circuit and Through Line Terminations 
The open-circuit and through line terminations, required for system 
calibration as stated in Chapter 3. were produced on Aluminium Metalized-Chips 
(2WT4A). This type of chip includes transistors identical to those specified 
in. Chapter 5 in size and shape. In this chip, the alu minium conductor pattern 
is etched in the usual way. The only difference to an ordinary transistor 
is that the contact windows, i. e. emitter, base and collector, are not etched 
out, thus leaving no connections to the transistor. 
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Fig. 6.5. The Packaged Short-Circuit 
(WF, 6A-Chip) 
(ScaZe of 10) 
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Fig. 6.6 are photographs of the packaged open-circuit and 
through-line. In these photographs the connection necessary to produce 
an open-circuit and a through-line are also shown. 
It has been found impossible to maintain the connection necessary 
to produce a short circuit on the 2WT4A chip. This is because, a pad 
contact area on this chip is not sufficient to accommodate the three 
wire ends required to produce the short-circuit. Due to this difficulty, 
the short circuit termination was produced on a WR6A chip. The WR6A-chip 
includes besides the SB630 transistor, and other integrated circuits which 
have larger pad contact areas than that of 2WT4A chip. One of these pad 
contacts, which is sufficient to accommodate the connection required for 
short-circuit, has been chosen in order to produce the short-circuit. 
The packaged MA-chip, together with the short-circuit connection 
is shown in Fig. 6.5. 
The various chips were obtained from Plessey, Caswell. The 
wire-bonding involved in producing the various calibration pieces has been 
done by the Wire-Bonding Group at Caswell. 
To study the frequency dependence of the calibration pieces and 
hence to evaluate the lead-inductance L and the pad-capacitance Cp, short- 
circuit and open-circuit terminations were measured and their frequency 
responses were displayed on the polar display of a Network analyser. As 
expected, it was found that the calibration pieces are lossy at 
frequencies higher than 1.0 GHz. This is due to shunt loss of the semi- 
conductor substrate and the 50-0 line impedance of the measuring system, 
during the measurements of the calibration pieces. 
-111- 
(a) 
TTTTTTL 
Fig. 6.6. 
-. 
T'ie Packaged 'IWT4A-chi, ý)S 
(a) open-Circuited 
(b) Through-Line 
(ScaZe of 10) 
Both amplitude and phase of the short-circuit and open-circuit 
could be then measured at any frequency point. Equating the measured 
amplitude and phase to that calculated from the correspondi. ng equivalent 
circuits of Fig. 6.7, values for L and Cp could be found. Such procedure 
gives 1.64 nH and 1.0 pF for L and Cp at 1.0 GHz and 3.0 GHz respectively. 
Note that the equivalent circuits of Fig. 6.7, were terminated by the 50-0. 
impedance of the measuring system, (Network Analyser). 
6.4. hfe and output Capacitance Measurements 
h fe is possibly the most important small signal equivalent circuit 
parameter of the transistor. h fe determines the maximum obtainable current 
gain from such a transistor. This common emitter current transfer ratio, 
h fe' is normally called the small signal beta of the transistor. 
By definition h fe is, 
6(2) 
h 
Ai bl 
fe Aic v CE = constant 
6.20 
hfe was estimated from the output characteristics of a transistor 
displayed on a curve tracer at a specific bias condition of VCE and Ic. 
The h fe measurements on-the selected transistors were performed 
at Caswell by the author. This was to obtain values for the low frequency 
forward current gain h fe of the individual transistor. 
Fig. 6.8 represents the measured h fe 0f SB630 and SB420 transistors 
respectively. The forward current gain h fe was measured at selected bias 
conditions as these values will be used -in the transistors' S-parameter 
measurements in the following Section. 
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The output capacitance Cob of the above transistors was measured 
6(4) 
at Caswell and is shown in Fig. 6.9 Here, the output capacitance is 
assumed to be equal for all transistors and it is dependent on the collector- 
base voltage V CB* c ob 
is also dependent on the area of the transistor. 
C 
ob measurements on various 
transistors made using the Plessey Process 
showed that the Cob value varied by less than 10% from one type of transistor 
to another 
6(4) 
. The only question is how C ob could 
be divided between the 
junctions BC' and B'C' in the individual transistor equivalent circuit. 
6.5. S-parameter Measurement 
In Section 6.3 the calibration pieces required for system 
calibration and to establish the reference plane of measurement, have been 
described. The SB630 and SB420 transistors have been successfullY mounted 
on the strip-line package, described in Chapter 5, and ready for measurements. 
Here, the author will describe the S-parameter measurements on 
these transistors, carried out at several bias conditions. 
In the transistor measurements, the H. P. Automatic Network 
Analyser measuring system was terminated in turn by the calibration pieces 
of Section 6.3. The calibration procedure sequence of Section 3.3 was 
followed. The computer aided correction technique implemented in'Chapter 39 
was applied to the S-parameter measurements in order to obtain correct 
values for S-parameter of the transistors. The errors associated with the 
measuring system and the leakage powers transmitted through the system in 
both directions have been accounted for. 
The specified transistors were measured first over the 
0.4 - 2.0 GHz frequency range at 17 frequency points, and secondly over 
the frequency-band of 2.0 - 4.0 GHz and 21 frequency points at the 
following bias conditions. 
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a) V CE 2V., I= c 51 10 and 15 mA, 
b) V CE 5V., I= c 59 10 and 15 mA, 
C) V CE lov. 9 I C, = 5, 10 and 15 mA. 
Fig. 6.10 represents the measured S-parameter amplitudes, 
corrected and uncorrected, for the SB630 transistor at VCE '2 2V., and 
IC =10 mA over the frequency-band 2.0 - 4.0 GHz. The curves have been 
drawn through all the measured frequency points, which have been omitted 
for clarity. The scatter on the results is less than the line thickness. 
This is to show the measured results were effectively corrected to give 
very smooth curves. 
The measured S-parameters of the transistors are plotted on 
polar plots at frequencies from 0.4 GHz - 4.0 GHz in Figs. 6.11 to 6.14, 
in order to show both amplitude and phase of the measured parameters' 
variations with operating frequency. Again, the scatter in the measured 
points lies within the width of the lines shown. It is not practical in 
this thesis to show the whole of the measured S-parameters of the transistors 
at all the bias conditions specified above. The author instead, presents 
representative samples of some of these measurements at two different bias 
conditions. This is to give an idea of how the transistor S-parameters 
vary from one bias condition to another, and to show the very smooth 
appearance of the curves. 
In order to ensure repeatability, the S-parameter measurements 
on the SB630 and SB420 transistors were carried out three times at the 
v CE `2 5V., and IC= 10 mA bias condition. It was found that, the measured 
S-parameters of each transistor varied by less than 
t 0.85% in both 
amplitude and phase. A complete recalibration of the measuring system was 
made for each of these measurements, in order to ensure the repeatability 
of making the contacts to the calibration pieces and the transistors. 
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6.6. Discussion and Conclusion 
The S-parameters of the SB630 transistor have been formulated 
in terms of its equivalent circuit components. The analysis equations 
of the S-parameters of the transistor, formulated in this Chapter, will 
be used in Chapters 7 and 8. This is to formulate an objective function 
for optimization described also in Chapters 7 and 8. 
The calibration pieces required for system calibration, and 
to maintain a plane of measurement at the device terminals have been 
successfully mounted on strip line packages identical to those used for 
the transistors. 
The measurement of h fe and the output capacitance of the 
transistor at three different bias conditions were obtained and they are 
shown in Figs. 6.8 and 6.9. 
The S-parameters of the SB630 and SB420 transistors have been 
measured at several bias conditions and they are shown in Figs. 6.11 -6.14. 
They have been shown to be repeatable to within t 0.9%. 
The author concludes that a standard termination of known 
impedance - frequency dependence can be used instead of a matched load to 
terminate the measuring system during calibration. 'This avoids Matched- 
load difficulties at microwave frequencies. The measured S-parameters 
of the SB630 and SB420 transistors will be used in the formulation of the 
objective function in Chapters 7 and 8, and also in Chapter 8 to determine 
values of the equivalent circuit components for the transistors. 
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Introduction 
In computer aided studies of complicated transistor equivalent 
7(1-4) circuits, optimization may take two forms. One is basically analytical, 
in which one may have the properly programmed machines capable of doing a 
large number of complicated calculations. The other, is a more sophisticated 
approach usually applying an optimization technique to search for optimum 
circuit component values under suitable boundary conditions to give reasonable 
agreement between the measured and optimized results. The equivalent circuit 
component values are varied until the difference between the measured and 
optimized results is below a satisfactory limit. 
Also, in device modelling, one has to choose an optimization 
routine which handles several requirements. One of the most important is the 
upper and lower bounds of the individual ci rcuit components. This is to give 
reasonable values for circuit components when the agreement between the 
measured and optimized results is acceptable. 
In this chapter, an objective function with suitable boundary 
conditions will be formulated in terms of tile measured S-parameters of the 
preceeding chapter, and S-parameters theoretically calculated from the 
equivalent circuit of the transistor. 
An optimization routine called "OPTHKJ" using the flooke-Jeaves 
Method, 7(5) will be applied to minimize the objective function and to give 
optimum values for the equivalent circuit components. Alsos in this'chapters 
an error will be introduced to the calculated S-parameters in chapter 6, in 
order to investigate the sensitivity of the resulti ng values. 
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7.2. Formulation of The Objective Function 
In the formulation of the objective function the measured and 
calculated complex S-parameters were considered. The sums of the difference 
squared of the corresponding S-parameters over the frequency range up to 
4.0 GHz were calculated with suitable weighting factors using the ý-parameter 
analysis equations of Appendix E. 
The objective function can now be represented by the following 
expression, 
K=H I=4 
EE W(I) {(R 
e 
(S 
c 
(I, K) S 
ni 
(I, K))) 
k=l I=l 
(IM(S 
c 
(I, K) -Sm (I, K)))2 
in which, 
F= Objective function value, 
sc = Calculated S-parameters, 
sm = Measured S-parameter, 
Re = Real part, 
Im = Imaginary part, 
N= Number of frequency points, 
and W= Weighting factor. 
7.3. Application of "OPTIIKJ" to Transistor Equivalent Circuit. 
The S-parameters analysis equation of Appendix E and the complicated 
objective function of the proceeding section were computer programmed and 
included as an analysis subroutine in the complete "OPTIM" optimization 
routine, available in the Computer Science Department. The listing of the 
final version of this analysis subroutine is shown in Appendix F. 
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The calculated S-parameters of Section 6.2 were considered here 
to represent the measured S-parameters. The optimization routine "OPTHKJ" 
was then applied to minimize the objective function and to give optimum 
values for the circuit components which gave the calculated S-parameters 
for frequencies up to 4.0 GHz. This was to ensure that "OPTHU" was capable 
of minimizing the objective function and to give the equivalent circuit 
component values. 
To carry out the optimization procedure, initial values, lower 
and upper bounds, weighting factors, and step sizes were set up, see Table. 7.1. 
The values of Table 7.1 were obtained by experiment, as those 
giving most rapid convergence compatible with small sensitivity to small 
errors in the measured S-parameters. 
The flow diagram of the complete optimization cycle is shown in 
Fig. 7.1. Tile S-parameters were first calculated using the corresponding 
initial values for the components of the S-parameter's analysis equations of 
Appendix E. These calculated S-parameters were compared to the measured ones. 
The circuit component values were altered by the optimization sequence and the 
resultant S-parameters were then compared to those measured.. This cycle was 
repeated until the difference between the calculated and measured S-parameters 
was below a certain value co. The set of the equivalent circuit component 
values which give agreement between the measured and calculated S-parameters 
were listed. The objective function value at this set of component values 
was also given. 
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It was found that the time taken by the optimization to reach 
optimum values for the equivalent circuit components, which are reasonably 
close to the actual values, was approximately 15 minutes. This time is 
not only large but also very costly. It was found that, in order to speed 
up the process of the optimization cycle the equivalent circuit components 
could be reduced to 7 instead of 9. This was done by using the d. c. 
measurement of a and the low-frequency measurement of the output capacitance 
C 
ob as 
follows. 
and 
ßo =g ni 
Re7.2. 
c 
ob `2 
cW+c b'c ' 7.3. 
Therefore, gm and Cblc , may be expressed in terms of Re and'Cbc' 
in the S-parameters' analysis equations. Thus the optimization can be 
reduced to choosing values for the remaining seven elements, R bb 1, RC, R es 
Rs, C We' Cbc . and Co. 
This reduction in the number of equivalent circuit component 
reduces the time taken by the optimization. The objective function was 
successfully minimized and the equiv*alent circuit optimum values were reached 
in approximately 2 minutes after 60 iterations, using S-parameter measurements 
at 8-frequency points over the frequency range 0.5 - 4.0 GHz. 
The optimization routine was repeated using the calculated 
S-parameters at the individual frequency points, 0.5 and 2.0 Gliz. This was 
to investigate the possibility of using S-parameter measurements at fewer 
frequency points and still obtaining optimum values for circuit components 
agreeing with those expected. 
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The circuit component optimum values for each case are compared 
to those which actually gave the. calculated S-parameters, used in the 
optimization, in Table 7.2. 
The objective function values at the end of each optimization 
cycle and the time taken are also given in Table 7.2. 
7.4. The Dependance of Circuit Components on the S-parameters 
In spite of accurate calibration and correction programes, the 
measured S-parameters of a device using the H. P. Network Analyser system 
usually contain some errors. These errors are normally associated with 
the components of the Network An alyser. That is, the polar display and 
the sweep oscillator. These errors are normally 
t 2%. 
On this basis, the author introduced a t2% error to the calculated 
S-parameters and investigated the resultant variation in the circuit component 
values. The calculated S-parameters at 1.0 GHz of Section 6.2 were used for 
this investigation. 
The "OPTHKJ" optimization routine was also applied here in order 
to obtain the corresponding equivalent circuit component values which result 
from the introduced percentage changes in the S-parameters. Since. S 11 and 
S 21 are analogous to S 12 and S 22' only the first two were considered. 
Table 7.3 represents the percentage changes in the circuit 
component values as S 11 and S 21 vary between 
12% 
of their calculated amplitudes. 
The last two columns were obtained respectively by increasing S 11 and decreasing 
SZ, by 2% simultaneously at 1.0 GHz, and decreasing S 11 and increasing S 21 by 
2% simultaneously. 
From the results of Table 7.3, one can estimate by how much the 
circuit component values have to be varied in order to meet + 2% errors in 
the measured S 11 and S21 parameters. 
-132- 
IC 
1ý cl) 
4-3 
Lij 
-i 4J a3 a 
EX. (1) 
> 
N 
Ir. E 
. r- 
4-) 
a 
C) 
Gj 
c; tý N 
0 0 0 LL. Li- 
a) 4.3 M 
c2. LL. 
c2. 
c2. 
Z- c 
4- (1) 
C%i, (D OD 
E CD ci cý c; cl; LLnr, 
Cli 
cyl 
CD 
tz CO (1) (1) 
r S- cli 
F- Imt LC) CD ; 
_ 
0 :3 
C%i c cli to 
tn tu r_ (1) 
. r- E 
tu tu 
> vi CA tn 9A 
-0 CL 
E- 
m 
E 
m 
EE 
m 
EE 
m LL 0 
N (A N 
0 0 0 0 Li- - 
. r- 
r= 4-3 cm 
týO 
1 
Co 
y 
tyl C%i 
c2.. LL. 
CL 01) LLJ 4-3 S.. 
. r- r 
r . c l CD cm 
_ 
-1-) U') cl; a: c; 
L', 
Ln 
CM 
m 
CD 
flo OD CL 
CD CL 0 CD r- q& U') 1: 1 ; ; cý r= le c c CD 
CM 4.0 
4-3 
r= 
to r_ 
c; S- vi CA 0 > 0) (0 4-3 r= r= r= E-= . r- S- c2. r- 
«a 4- 1 (1) 
m m m m LL. r-. 
" 4j 
(A tu 
(1) 1 iA E-= 
0 0 0 0 LL. U. CL 1 (1) 5- 
N 00 (1) 
. - 
r1-. (Z - q: t CD 
CL 92. 
to 
LU 
00 
4-3 ei 
Z4 ) l (n S- E CM 4-3 :3 Co 00 C%i Lin rlý CZ) C: ) r- 
- 
r: 
. r- l= r- o 4J -r- -r- tU cl; cý cý cz; 
110 
Ln C", 1 m CD (D C\i 00 r- E CD . r- q: t Lr) cm 1:: > c; c; cý 
CD 
CL r= M 
r= r= r= 
m 
0 
m 
0 m CL a Ci. Ln 4-) 
C) CD CD CD 
t'. 
LO 
Ln Lr) 
c3) CD C%i 
CD CD 
(A tA CA tA LL. 4j E 
m 
r= 
m 
r= 
m 
C2. Li- 
c2 
LL 
CL 
(0 
S U :3 
f0 r- 
0 0 0 0 Co . L£i - (1) 
x to m CD CD CD 
LO 
LO 
CM 
m (D 
Ln 
- 
41 
l- tii : ý» r- Lr) LO CD 6 0 0 
r 00 C\i c) m 4- 
0 
az 
lE 
4-3 
-1-1 4-3 c: 
. -0 u tn 92 r2 0 > r- - 
U LU 
CY- 
ce CJ u u r. -bi tu > 
CD 
4-) 
u 
S- 
Cý 
r. % 
-0 
r_ 
to 
Ci 
0 
. r- 
4ý 
LLJ 
"a 
0 
4- 
(1) 
0 
u 
M 
-0 
r_ 
to 
ii 
.0 
4c 
-133- 
4-) 
0 
ra 
E 
0 
4-3 
4-) 
C 
cl) 
(0 0 
=3 to 
C- N 
ce) LLJ -r- 
E 
4-) 
LLJ cl 
0 
C: ) 
4- 
0 
u 4-) 
cu 
u 
Cl. 
C%j 
V) 
C'%j 
(a 
cn 
m 
4-) 
C%j 
(o 
4-) 
u 
S- 
CL) 
ga. 
V) 
ai 
(0 
4-) 
u 
I 
. --. I 
4-) 
E 
uj (Ii 
:3 
4-) r- 
M to cyl "0 C%i 
C%i LO C%i M C\i r- 00 1 1 
Q-9 I CII-i CYI I, - 00 co C3*s LO C) 00 tD 
Ln L'ý 
13, LO 
C\j rl% LO ul 
CD 00 to 
II Cý -* rý 
LO r- Lo Ln C%i 00 (D CD 
cý 
OD 
CD a 
LO r- C*lj 
0 
C) 
0 
C) 
0 (3) Lo 
CY) I 
(A (A (A (A LI- 
ca. U- 
CL LL. C) C: ) C: ) 00 Ca. 
LO cli CD C) CD LO m tD 
LO Ln CD 0 9 0 C%j Rd- - C) Q 
x 
u (X 0-1 j= .0 -0 0 
-134- 
The tabulated percentage changes in circuit component values were 
estimated by applying the "OPTHKJ" optimization routine under the same 
boundary conditions, and the set of circuit component values which gave 
an approximately identical objective function value in each case was found. 
7.5. Conclusion 
From tile test using a mathematical model, an optimization program 
has been developed with a suitable objective function such that parameter 
values can be estimated with the desired robustness and accuracy. Further- 
more, the technique is applicable to the problem of determining the 
sensitivity of the derived parameters, to the errors in the S-parameter 
measurements. 
It is concluded that this technique can be applied to the modelling 
of an appropriate range of high frequency transistors. This is investigated 
in the following chapter. 
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CHAPTER 8 
RESULTS AND DISCUSSIONS 
8 -1. Introduction Q 
It was stated in Chapter 1 that, the approximated equivalent 
circuit of Fig. -2.7-b would be used to represent the SB630 and SB420 integrated 
bipolar transistors at frequencies up to an beyond fT. The S-parameters 
of these transistors were measured at several bias conditions at microwave 
frequencies up to 4.0 GHz in Chapter 6 and they are shown in Figs. 6.12-6.15. 
Also in Chapter 1, it was stated that an optimization routine would be 
applied to the transistor equivalent circuit components to give the component 
values of the equivalent circuit. With this in mind, an optimization routine 
called "OPTHKJ 117(5) was applied in the preceeding chapter using the calculated 
S-parameters of Section 6.2. See Fig. 6.3. This was to ensure the 
capability of this optimization routine for obtaining the equivalent circuit 
component values. In Chapter 7, it was concluded that the application of 
this optimization routine to the equivalent circuit components using the 
calculated S-parameters was very successful. Hence, with great confidences 
the "OPTHKJ" could be applied here to give values for the equivalent*circuit 
components which in turn give S-parameters agreeing with those measured over 
the frequency range of interest. 
8.2. Equivalent Circuit Component Values of Transistors 
Here, the author produces values for the components of the 
equivalent circuit for the measured SB630 and SB420 bipolar transistors of 
Chapter 6 at two bias conditions. The "OPTHKJ" optimization routine, was 
also applied here to obtain component valUes forthe equivalent circuit of 
Fig. 2-713 for these two transistors. 
-137- 
TABLE 8.1. 
The SB630 Transistor Equivalent Circuit Component 
Values at 
(V 
ce = 
2V, Ic =5 mA) 
00 = 47.0 
Circuit Initial Optimized Value Optimized Values Percentage 
Element Value using 8-freq. pts using one-freq. pt Change in 
s-parameter (1.0 GHz) Component 
measurements s-parameter Value 
. measurements 
R bb' 130 Ohms 84.675 Ohms 95.785 Ohms 11.60 
Rc 195 Ohms 85.470 Ohms 90.486 Ohms 5.56 
Re 195 Ohms 369.150 Ohms 357.251 Ohms -3.22 
Rs 318 Ohms 285.720 Ohms 296.235 Ohms 3.56 
C We- 1.15 pF 7.704 pF 7.434 Pf -3.50 
C 
ob 
0.25 pF 0.489 pF 0.490 pF 0.16 
C bc' 0.15 pF 0.400 pF 0.391 pF -2.35 
C0 0.75 pF 1.912 pF 1.761 pF -7.92 
C bc' Calculated 0.089 pF 0.091 pF 2.20 from Eqns. 
gm 7.2 and 
1 
0.128 mhos 0.132 mhos 3.03 
7.3 
Objective function Initial: 3880.5 Initial: 8.303 
values Opt'zed: 59.416 Opt'zed: 0.957 
Time taken (mins. ) 5 2 
Number of Iterations 320 140 
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TABLE 8.2 
I 
The SB630 Transistor Equivalent Circuit Component 
Values at 
(V 
ce = 
2V, Ic= 10 mA) 
40.0 
Circuit Initial Optimized Value Optimized Value Percentage 
Element Value using 8-freq. pts, using one-freq. pt Change in 
s-parameter (1.0 GHz) Component 
measurements s-parameter Value 
measurements 
R bb' 130 Ohms 95.238 Ohms 92.25 Ohms -3.14 
Rc 195 Ohms 99.602 Ohms 96.160 Ohms -3.46 
R 195 Ohms 160.12 Ohms 175.440 Ohms 8.73 e 
RS 318 Ohms 315.257 Ohms 307.860 Ohms -1.72 
C We 1.15 pF 9.340 pF 8.960 pF L4.07 
C 
ob 
0.25 pF 0.490 pF 0.510 pF -3.92 
C bc' 0.15 pF 0.396 pF 0.385 pF 2.78 
C0 0.75 pF 2.080 pF 1.910 pF -8.17 
C b'c' Calculated 0.094 pF 0.125 pF 1.88 
9 m 
from Eqns 
7.2 and 
0.250 mhos 0.228 mhos -1.67 
7.3 
Objective function Initial: -3288.75 Initial: 8.596 
Value Opt: 59.241 Opt: 0.967 
Time taken (mins) 5 2 
Number of Iterations 320 140 
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TABLE 8.3 
The SB420 Transistor Equivalent Circuit 
Component Values at 
(V 
ce = 
2V, Ic=5 mA) 
00 = 64.0 
Circuit Initial Optimized Value Optimized Value Percentage 
Element Value using 8-freq. pts using one-freq. pt Change in 
s-parameter (1.0 GHz) Component 
measurements s-parameter Value 
measurements 
R bb' 130 Ohms 92.950 Ohms 100.840 Ohms 7.82 
Rc 195 Ohms 83.704 Ohms 76.743 Ohms -8.32 
Re 195 Ohms 441.380 Ohms 418.230 Ohms -5.24 
Rs 318 Ohms 279.650 Ohms 286.750 Ohms 2.48 
C b' e 
1.15 pF 4.511 pF 4.265 pF -5.45 
C 
ob 
0.25 pF 0.393 pF 0.416 pF 5.65 
Cbc' 0.15 pF 0.314 pF 0.338 pF 7.10 
C0 0.75 pF 1.480 pF 1.366 pF -7.70 
Cb'c' )Calculated 0.0785 pF 0.079 pF 0.63 
from Eqns 
gm 7.2 and 0.145 mhos 0.158 mhos 8.23 
7.3 
Objective function Initial: 5507.27 Initial: 5.844 
value Opt: 44.625 Opt: 0.559 
Time taken (mins) 5 2 
Number of Iterations 320 140 
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TABLE 8.4 
The SB420 Transistor Equivalent Circuit Component 
Values at 
(V 
ce = 
2V, Ic = 10 mA) 
00 = 52.0 
Circuit Initial Optimized Value Optimized Value Percentage 
Element Value using 8-freq. pts using one-freq. pt. Change in 
s-parameter (1.0 GHz) Component 
measurements s-parameter Value 
measurements 
Rbb1 130 Ohms 87.721 Ohms 86.091 Ohms -1.85 
Rc 195 Ohms 111.140 Ohms 146.380 Ohms -4.28 
Re 195 Ohms 196.972 Ohms 215.762 Ohms 8.71 
Rs 318 Ohms 324.240 Ohms 312.561 Ohms -2.88 
C We 1.15 pF 7.182 pF 7.275 pF 1.31 
C. 
ob 
0.25 pF 0.408 pF - 0.390 pF 
C bc' 0.15 pF 0.329 pF 0.320 pF -2.74 
C0 0.75 pF 1.740 pF 1.672 pF -3.91 
Cb'c' )Calculated 0.0785 pF 0.070 pF -10.83 
from Eqns 
gm 7.2 and 0.264 mhos 0.241 mhos 3.03 
7.3 
Objective function Initial: 4495.01 Initial: 6.422 
Value Opt: 25.46 Opt. 0.2508 
Time taken (mins) 5 2 
Number of Iterations 
1 
320 140 
-141- 
The objective function analysis subroutine of Appendix F was 
modified to include the output capacitance C ob' which-was 
to vary from one 
bias condition to another. That is, the 0.36 x 10-12 term in the analysis 
subroutine of Appendix F was replaced by Cob* This gives the total of 
eight components to be optimized. 
The boundary conditions of the "OPTHKJ" optimization routine 
were set up, see Section 7.3, and the objective function was minimized in 
two ways, firstly using S-parameter measurements at 8-frequency points 
over the frequency range 0.5 - 4.0 GHz, and secondly using S-parameter 
measurements at a single frequency of 1 GHz. The circuit component values 
obtained in both cases are shown in Tables 8.1 and 8.2. for the SB630 
transistor and Tables 8.3 and 8.4 for the SB420 transistor. The bias 
condition at which these circuit component values are valid is also shown 
in these Tables. 
The polar plots of the measured S 11 and S 21 parameters and those 
calculated from the analysis equations of Appendix E, using circuit component 
values obtained from the optimization using 8-frequency point S-parameter 
measurements of Tables 8.2 and 8.4, for the SB630 and SB420 transistors at 
Vce = 2V and Ic= 10 mA bias condition, are compared in Figs. 8.1 and 8.2 
at frequencies up to and beyond fT' This shows the degree of the agreement 
between the measured results and those obtained from the optimization. 
In Table 8.1 - 8.4, the optimum circuit component values using 
8-frequency point S-parameter measurements over the frequency range (0.5-4.0 GHz) 
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90 
t180' 
-90 
0 
0 
Fig. 8.1. The polar plots of the S 21 and s1l parameters of . 
the 
SB630 transistor at (V ce = 
2V), Ic= 10 mA) 
-. measured 
optimized 
(The S 11 actual values are 
half of those shown) 
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90 
tl 80' 
-90, 
0 
Fig. 8.2. The polar plots of the S 21 and S1, pararneters of 
the 
SB420 transistor at (V ce = 
2V), Ic= 10 mA) 
, measured 
optimized 
(The S1, actual values are half of those shown) 
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are different from those obtained using only one-frequency point S-parameter's 
measurements in the optimization. This is because, when using more than 
one-frequency point S-parameter measurements, the optimization routine will 
give values for the equivalent circuit components which in turn give a close 
agreement between the S-parameters, measured and optimized, over the whole 
frequency range of interest. Hence, the resultant component values will 
be slightly different in each case. The resultant percentage changes in 
circuit component values between the two'cases are given in Tables 8.1 - 8.4 
for each transistor at the specified bias condition. 
Here, the author gave larger time and iteration numbers to the 
otpimization routine to ensure that the objective function had reached its 
minimum, and therefore the circuit component values at'the end of the 
optimization cycle were valid. The time taken and number of iterations for 
all the studied cases are also given in Tables 8.1 - 8.4. 
8.3. The Transistor Collector Resistance and Output Capacitance 
In Section 2.4, the collector resistance Rc was estimated from 
the output characteristic (Ic Vs V ce 
) displayed on a curve tracer. 
2(2) C 
ob 
was measured at relatively low frequencies compared with fT .' The ratio by 
which C ob was 
divided between the collector junction and overlap diode 
capacitances, i. e. C bc' /C b1c" was estimated from the transistor geometry. 
The ratio by which C ob 
has to be divided between its components 
C bc' and C b1c , has also'been calculated, using the optimi I 
zed results of 
Tables 8.1 - 8.4. 
Using the above technique the collector spreading resistances 
Rc of the SB630 and SB420 transistors was measured at a relatively large 
collector current, Ic = 15 mA. Values of. 120 and 130 ohms approximately 
-14.5- 
were obtained for the SB630 and SB420 transistors. If these values 
are compared with those in Tables 8.1 - 8.4, an average error of at least 
30% is envolved. 
The measured ratio of C /C ,, was calculated for both bc' bc 
transistors at the two specified bias conditions and it was ranging 
between 4.0 and 4.5, whereas the transistor geometry gave a value of 8.0. 
The output capacitance C and the overlap diode capacitance values, listed ob 
in Tables 8.1 - 8.4, and Equation 7.3 were used in calculating this ratio. 
8.4. Conclusion 
The optimization routine, successfully tested in Chapter 7, has 
also been applied in this Chapter in order to obtain the tabulated equivalent 
circuit component values shown in Tables 8.1 - 8.4. The objective function, 
formulated in Section 7.2, has been minimized using measurements of the 
S-parameters at 8-frequency points over the frequency range 0.5 - 4.0 GHz 
and then using S-parameter measurements at a single frequency of 1 GHz. The 
circuit component values obtained for each case are shown in Tables 8.1 - 8-4. 
The percentage changes in circuit component values using S-parameter 
measurements at a single frequency in theminimization of the objective 
function are also shown. 
The frequency respons I es of the S-parameters calculated from the 
optimized circuit component values, and the measured S-parameters have been 
compared. 
The collector resistance of the transistors has been measured 
using a curve tracer and its value was compared with that obtained by the 
optimization. 
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The ratio by which the output capacitance C ob 
has to be divided 
between the collector junction C b'c' and the overlap. diode C bc, capacitances 
has been estimated and compared to that used earlier in Section 2.3.2(2) 
As expected, Tables 8.1 - 8.4 show the following: 
1. The base resistance R bb' of the individual transistor 
is approximately 
constant with respect to an increase in collector'cdrrent. 
2. The output capacitance C ob' at constant 
Vce , is directly proportional 
to the collector current. This is due to a decrease in the effective 
collector-base junction voltage resulting in a narrower depletion 
region width as the collector current increases. 
3. The dynamic emitter resistance Re , is inversely proportional to the 
collector current. 
4. The base-emitter junction capacitance Cb'e' is directlý proportional 
to the collector current for constant collector-emitter voltage. 
5. As the emitter diffusion area of an integrated circuit transistor is 
reduced, the output capacitance Cob' and the base-emitter junction 
capacitance C We is decreased, and the 
dynamic resistance Re is 
increased. 
The author concludes that, if the collector resistance Rc 
measured on a curve tracer is to be used in the equ, ivalent circuit, an 
error of at least 30% is included in this value. Also, if the transistor 
geometry is to be used in estimating the ratio by which the output 
capacitance Cob is divided between Cbc' and C b'c' ,a factor of 2 is 
included in this ratio. That is, the ratio obtained using the transistor 
geometry is approximately twice that obtained using the optimization 
technique. See Section 2.4. 
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CHAPTER 9 
.. THESIS CONCLUSIONS 
The objective of this thesis was to develop a method for measuring 
bipolar integrated transistors having fT = 2.5 GHz. It was also'to establish 
an equivalent circuit whith represents these transistors over the frequency, 
range up to and beyond f T* 
A Miller equivalent circuit was deduced from the equivalent 
circuit model of the transistor usi6g nodal analysis techniques. The 
voltage and current gain frequency responses of the transistor, were 
estimated from the Miller equivalent circuit. A method for calculating 
the emitter-junction capacitance C We from the fT measurement was developed. 
2(3) 
A. simple equivalent circuit model 
2(4) 
representation was derived. 
differing from the conventional hybrid-IT 
A computer aided correction programme was implemented and successfully 
applied for measuring the transistor S-parameters. This programme was modified 
to overcome the matched load termination difficulties at microwave frequencies. 
A thin film resistor was characterized at'frequencies up to 8.0 GHz 
for use as a standard termination in calibrating the network analyser. An 
equivalent circuit model which accurately represents this resistor was 
obtained. The discontinuity effects at the plane of measurements was included 
in this circuit model. 
The transistors to be measured in this research were in chip-form. 
A strip-line package'header was designed to fit the H. P. test fixture jig and 
to hold the various transistor chips. 
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The S-parameters of the integrated bipolar transistors were 
measured at several bias conditions using the modified computer aided 
correction programme. A similar thin film resistor to that characterized 
was used as a standard termination in calibrating the measuring system, 
and hence in measuring the S-parameters of the transistors. The measured 
S-parameters were shown to be'repeatable to better than 0.9%. 
The Hooke and Jeeves optimization method was used to obtain the 
transistors' equivalent circuit component values from the measured 
S-parameters. 7(5) 
An objective function was formulated using the S-parameter analysis 
equations of Appendix E. and the optimization routine was used to minimize 
this objective function. The calculated S-parameters, in Chapter 6 were used 
to represent the measured parameters in the objective function to ensure the 
capability of the optimization method. The exact circuit component values 
which gave the calculated parameters were obtained by the optimization 
routine. This showed that the optimization method is satisfactory. 
The S-parameters of the transistors were measured at two bias 
conditions. The Hooke and Jeeves optimization routine was then applied in 
obtaining the equivalent circuit component values. The equivalent circuit 
component values for a specified transistor which gave agreement between 
the measured and theoretical S-parameters at the same bias condition are 
shown in Tables 8.1 - 8.4. The frequency responses of these parameters 
were compared. The collector resistance RC and the ratio by which the 
output capacitance Cob has to be divided between the collector junction Cb'cI 
and the overlap diode capacitance C were fully discussed. bc' 
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The author concludes thatq if the equivalent circuit represents 
the measured transistor very accurately, the exact equivalent circuit 
component values could be obtained using in the optimization S-parameter 
measurements taken at only a single frequency. The component values 
obtained will give agreement between the measured and calculated S-parameters 
over the frequency range for which the transistor was measured. If 
approximations were involved, it is then adivsable to use S-parameter 
measurements at several frequency points. This gives a better agreement 
between the S-parameters at all frequency points over the whole of the 
frequency range of interest. The values of the collector resistance R c 
estimated using a curve tracer includes an average error of approximately 
35% and therefore it can not be used in the transistor equivalent circuit. 
Also, the transistor geometry cannot be used in estimating the ratio by 
which the measured output capacitance C ob 
has to be divided between the 
collector junction and overlap diode capacitances. This is due to the 
different material under the emitter and base contacts in the formulation 
of the transistor. 
The agreement obtained in this research, between the measured 
S-parameters and those calculated, using the optimized equivalent circuit 
component values of Tables 8.1 - 8.4. from the approximated equivalent 
circuit. for the transistors was satisfactory at certain frequency points. 
At others, the difference between these parameters was not negligfble 
but acceptable. 
The author suggests that, a more accurate transistor equivalent 
circuit has to be found. This is to obtain a better agreement between the 
measured and calculated S-parameters over the frequency range of interest. 
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Since the collector resistance, the output capacitance and the 
ratio by which it can be divided between the collector junction C Wc I and 
the overlap. diode capacitance C bc' cou Id be obtained using optimization, 
the author concludes that, the low frequency measurements on these components 
is not essential. This is to avoid approximation in estimating their values. 
The circuit designer only needs to measure the S-parameters of 
the'transistor at a few frequency poi . nts and include all the possible 
components of the transistor in its equivalent circuit model. Then, 
optimization can be used to obtain component values for the complete 
transistor equivalent circuit. 
I 
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CHAPTER 10 
APPENDICES 
APPENDIX A 
TRANSISTOR EQUIVALENT CIRCUIT ANALYSIS 
The equivalent circuit model of the transistor described in Chapter 2 
i 
is analysed here in detail. This is to outline the procedure for obtaining 
the various equations mentioned in Section 2.5. The output circuit is combined 
in one element to simplify the analysis and hence the solution of the equations 
involved. See Fig. 2. Yý 
The node current equation at B, B' and C' junctions of the circuit of 
Fig. 2.10 are repeated here for convenience, therefore: 
(Gb +jWC bc' )e 1-Gbe2- j('3Cbc e3= Il A. 1 
-Gb el + (G b+Ge+ jw(Cb'e +c Wc ))e 2- jWC b C, e 3 '2 
0 A. 2 
and, -jwC bc' e1 +(g M-jwc b'c' 
)e 
2+ (G L+ jW(c bc '+Cb'c 1 )e 3 'ý 0 A. 3 
where GL is given by Equation 2.1 in the main text, 
/R 
bb' and 
Ge= 1/R 
e 
e 3/e 1 and e3 /e 2 ratios are needed to evaluate certain parameters of the Miller 
equivalent circuit of Fig. 2.11. These ratios can be found from the solution 
of EquationsA. 2 and A. 3 as follows: 
Equation A. 2 gives: 
Gb el = (G b+Ge+ jcO(Cb'e +C Wc ' 
))e 
2- jwc b cle 3 
A. 4 
and Equation A. 3 gives: 
jwCbc el = (9m - jwCblcl )e 2+ (G L+ Jw(Cbcl + Cb'c' 
))e 3 A. 5 
The determinant D of Equations A. 4 and A. 5 can be formulated, giving: 
D= (G b +G e 
+jw(c We +C b'c' 
)) (G 
L+j(4(Cbc'+Cb Ic 1))+JtoCb'c - 
(gm-jwCb'c 1) A. 6 
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e2 in terms of el can be found as: 
e= 
el 
{G (G I+C 1)) -w 
2C c 2 B- b L+jw(Cbc Wc bc' b'c'} 
Similarly e3 in t6rms of e1 is: 
e= 
el 
(G +G +C v»-G 3 b- ( j"Cbc 1b e+jtü(Cble b'c b(gm-jwCb'c. 1)1 
Equation A. 8 gives: 
e3 
=- -11 G (g -jwC I)-jwc (G +G +j w (C +C IM e, Dbm Wc bc' be We Wc 
e3 /e 2 ratio can be obtained. Hence, 
e3G b(gm-ý"Cb'c') - jwCbc ; 
(G 
b +G e 
+jw(c We +C b'c')) 
e2Gb (G 
L+jw(Cbc'+Cb'cl))-w 
2 Cbc' c b'c' 
By definition, the Miller admittances Y ml and 
Y 
m2 0f 
the Miller equivalent 
circuit of Fig. 2.11 are,, 
2(14) 
y 
ml-'= ' 
j" Cb 1c . (l -e3 /e 2) 
and Y m2 ý 
jw Cbc' (i - e3 /31) 
where (e 3/el) and (e3 /e2) ratios are given by Equations A. 9 and A-10 
respectively. 
The equivalent-transconductance Gmj of the Miller equivalent 
circuit-is obtained from the following relationship: 
Gml -3GL ý2 * 
Next, is to obtain equations for the voltage and current gainsfor 
the Miller equivalent circuit of Fig. 2.10. Replacement of GL by the 
original output combination in the Miller equivalent circuit gives the 
circuit of Fig. 2.11. 
. 
A. 7 
A. 8 
A. 9 
A. 10 
A. 11 
A. 12 
A. 13 
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The output voltage can be easily calculated from Fig. 2.11,, giving: 
eo =-G mi e 2'ZL A. 14 
where ZL is the impedance of the external load RL in shunt with a series 
combination of C0 and % giving: 
=RL 
(1 + jwCORS) 
A. 15 ZL 
1+ jWC 
0 
(R L+RS) 
and G., is given by equation A. 13. 
The voltage gain Av is the output voltage eo and the input e1 ratio. 
e2 in Equation A. 14 has to be evaluated in terms of el, e2 /e 1 ratio can be 
estimated from Fig. 2',. 11, as follows: 
The node current equation at B and B' of Fig. 2.11, are: 
(G b+. y m2 
)e 
1- gb e21A. 16 
and -G e+ (G +G +jw'C +Y 1 )e A. 17 b1be We m20 
The solution of Equation A-17 gives: 
e2= 
Gbe 1 A. 18 
Gb +G e +j. w -C Pe ml 
The substitutions of Equations A. 15 and A. 18 into Equation A. 14 yields: 
e 
GmjG bR L( 1+jwCORS)el A. 19 
(i+jwc 
0 
(R 
L +RS))(G b +G e+J"'Cb'e+yml 
therefore, 
e Gnl, G bRL 
(l+JWC 
0R S) A= -A = A. 20 v. el (1+jwCo(RS+R 0) (G b +G e+jtÜ 
Cb'e'7. 'nl 
) 
Hence, the current gain Ai can be found. By definition, 
2(14) 
Az in A. 21 v* RL 
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Where RL is the external load, and Zin is the input impedance of the Miller 
equivalent circuit of F. ig. 2.8 and it can be easily calculated from the 
node current Equations A. 16 and A. 17, as follows: The substitution of 
Equation A. 18 into Equation A-16 gives: 
CGb+. Yj ) el-G b( 
bI 
M2 Gb +G 
e+jw(Cb'e 
+C b'c') 
Gb2 
e1 {G b +-', Y m2 Gb +G 
e+jw(Cb"e 
+C b'c') 
el 
is, By definition, Z Hences from Equation A. 22 Zin in 
G +G +jw(C +C 
z in 
be We bc2 
(G b+y M2 
)(G b +G e 
+jw(C ble +C Wc j)-G b 
I 
A. 21 
A. 22 
A. 23 
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Ar)DrmnTY A 
MILLER EQUIVALENT CIRCUIT COMPONENTS SIMPLIFICATION 
In Sections 2.5 and 2.6 of the main text, the equations involved in 
calculating the Miller equivalent circuit components and hence the voltage 
and current gains are inconveniently complex and tedious to evaluate. The 
key ratios in these equations are e /e and e /e The Miller admittances 313 2* 
Ym, and Ym? and the equivalent transconductance GI- 
Ill 
of the Miller equivalent 
circuit of Fig. 2.11 are dependent on e3 /e 1 and e3 /e 2 ratios. 
The e 3/e, and e3 /e 2 ratios, given by Equations 2.25 and 2.26 
calculated from the equivalent circuit of Fig. 2.109 are approximated here 
by neglecting higher order terms of the time constants in the numerator and 
the denominator of these ratios. These approximations are as follows: 
Equations 2.25 and 2.26 are repeated here, for convenience, thus: 
e3G b(gm-ýwCblcl) - jwCbc'(Gb+G e+jw(Cbe +C b'c')) 
el (Gb+Ge+jw(Cb'e +C b1cl))(G L+Jw(Cbcl +C blcl))+JwCb'c'(gm-JwCblc') 
and 
e Gb(gm-jtoCb'e')-jwcbc'(Gb+Ge+jto(Cb'e+Cb I C, (e 
2G b(GL+jw(Cbc'+Cblcl))-to 
2 Cbc'Cblcl 
e 
Let (ý3) and 
e (3) N 
e2 D2 el Di 
where N denotes the numerator of Equations B. 1 and B. 2, and these numerators 
are equal. D1 and D2 denote the denumerator of Equations B. 1 and B. 2 
respectively. Hence, 
N=G b(gm-j")Cb'c') -j(6Cbc' (G b +G e+j"(Cb'e+Cb'c)) 
B. 1 
B. 2 
B. 3 
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Equation B. 3 gives: 
N=gmGb -jWC b1c G b-jwCbc' 
(G b +G e)+d3 
2 Cbc' (C bIe +C b'c') B. 4. 
' 
Collecting real and imaginary parts yields: 
N= gm Gb+w 
2 Cbc'(Cb'e +C b'cl)-jw(GbCb'c'+Cbc' (Gb+Ge)) B. 5 
at frequencies up to 1 GHZ 
2 
>w 
Cbc' 
(C We +C b'c') 
B. 6 
gm Gb 
Hence, Equation B. 5 reduces to: 
N=gG jw(G C (G +G B. 7 mbb b'c'+CbC' b e)) 
Equation B. 7 gives, 
gm Gb {1 jg 63 
G 
(G 
bCb'c'+Cbcl 
(G 
b +G e))} 
B. 8 
mb 
at frequencies up to 5 GHz. 
>wG (GbCb'c'+Cbc' (G b +G e)) 
B. 9. 
gm b 
Hence, Equation B. 8 reduces to: 
N= gmG b 
B. 10 
Next, D2 is given by: 
D2=Gb (G L+jw(Cbc'+Cblcl)) w2 Cbc' C b'c' 
B. 11 
where GL- in Equation B. 11, is given by: 
1+ jwc 
or 
Lr+ jwC r2 2o3 
-157- 
where 
r1=Rs+RLB. 12 
r2 = Rc + RL B. 13 
and r2=RR+R (R +R B. 14 3SLcLS 
Substitution of Equation . 
219into Equation B. 11 gives: 
D=G1+ 
jwc 
0r1+ jw(C +C -w2CcB. 15. 2b(r +jwC r2 bc' b'c')) bc' b'c' 2o3 
Equation B. 15 gives: 
(r +jwr2)D =G {1+jwC r +jwr I+C I l)-w 
2Cr2 (C +C 232b01 2(CbC bco3 bcl bc')' 
w2ccr3cccr2 bc' Wc 2-jto o bc' Wc 3 
The R. H. S. of Equation B. 16 gives: 
R. H. S. = Gb {('+jwCo rl)(l+jwr2(Cbc'+Cb'c')) +w 
2 Co(Cbc' +C Wc )rlr2 
2Cr2 +C 2r+ jwC r2 /r 0 3(Cbcl blcl)} -w 
Cbc'Cblc 2(l o3 2) 
R. H. S. =G {(l+jwC rl)(l+jwr 
2c (C +C , )(r rr2 b0 2(Cbc'+Cblc'))+td o bc' bc1 2- 3)) 
2CCc, r + jwC r2/r bc' b 2(l o3 2) 
B. 16 
R. H. s. = Gb {(' + jWCO rl)(1 + jwr2(Cbc'+Cblcl)' +w2 co(Cbcl'Cblc JG b( r1r 2-r 
2) 
3 
_w2 r (1 + jwC r2/r B. 17 Cbc'Cblc 2o32 
we have, in Equation B. 17. 
rr- r2 =R2B. 18 123L 
r2 /r R B. 19 32S 
-158- 
Equation B. 18 is valid for RL up to IM The last tem of Equation B. 17 at 
frequencies up to 1.0 GHz reduces to w2 Cbc'Cbjcjr 2* 
H ence,, Equation B. 17 reduces to: 
R. H. S. = Gb (1 +j Corl)(1 +ir 2(Cbc'+Cb'c')) 
+ W2 {C (C +C . )G R2_cC lcor ) B. 20 o bc' Wc bL bc' b2 
At frequencies up tol. 0 GHz and RLý1M 
> W2 {CO(Cbc' +C b'c')R 
2_cr /G } B. 21 L bc'Cblc 2b 
Hence, Equation B. 17 reduces to: 
R. H. S. = Gb(l + jwCorl)(1 + jwr 2(Cbc'+Cb'c')) 
B. 22 
Therefore the approximated e3 /e 2 is 
e3 gmr 1+jwCor 
2 /r 
B. 23 2( 3 2) ý'2 (1+jwCorl)(l+jwr2(Cbc '+Cblc 1)) 
Equation B. 23 can be written in a convenient form as: 
e3 gmr 2(1+j WT 13 B. 24 
2 (1+jwT 2 
)(l+jwT 33 
where, 
Cr2 /r B. 25 
o32 
T2 `- Cor1B. 26 
T `= r. (c +C B. 27 32 bc' b'c') 
we have, 
D1= (G b +G V(O(Cb'e+Cb'c' ))(G L +jw(c bc' +C blcl))+jwCb'c'(gm-jwCblcl) 
B. 28 
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Substitution of GL into Equation B. 28 gives: 
Dl=(Gb+Ge+jw(Cb'e +C b'c'))( 
1+jwc 
or12+ jw(c bc' +C b'cl))+jWCb'cl(gm-jwCbc') B. 29 
r2 +jwc 0r3 
Equation B. 29 gives: 
DI(r2+jwCor 2) =(G +G +jw(C I +C 
2 
3bebe blcl)){l+jwCorl+jw(Cbc'+Cb'cl)(r2+jwCor 31 
jwc . (g jwC , )(r +jwC r2B. 30 Wc M- bc2o3 
R. H. S. of Equation B. 30 yields: 
= (Gb+G e+jw(Cb'etCblc")) 
{('+jwCo rl)(l+jwr 2(Cbc'+Cb'c')) 
+ W2 c (C +C )rlr 
2 
. )r 
2 
o bc' b'c' 2 
CO(Cbc'+Cblc 3 
+ jLc (gmr 2 lCor 
22 (gmCor 2rCB. 31 
b'c' 2+w Cblc 3 Cb'cl 32 Wc 
Equation B. 31 gives: 
= (Gb+G e+jw(Cb'e +C b'c')) 
{(l+jwCorl)(l+jwr2(Cbe'+Cblcl)) 
+w2C0 (C bc' +C blcl)(r, 
2 
r2 - r3)} 
+ jwc 2c lCor 
2 2C 
I I(g Cr2_rCB. 32, b'c'(gmy'2+w Wc 3bcmo32 b'c') 
In Equation- B. 32, at 1.0 GHz and RL =1 Ksl, 
9r> w2 C IclCor 
2 B. 33, 
m2b3 
gCr2>rCB. 34 mo32 Wc 
1>w2 CO(C bc' +C b1cl)(r r-r2B. 35 123 
and 1> 
wCb'c' gmr 2 B. 36 Gb + Ge 
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Hence, Equation B. 30 reduces to: 
I 
DI(r2+jwCor (G +G')(l+j % (I' (C +C , ))(l+jwC rl)(l+jwr 3): -- be Gb+Ge We bc0 2(Cbc'+Cb'c')) 
This gives: 
(G +G ) (1+j +C ))(l+jwC r )(l+jwr (C +C 
D, 
be Gb+GefCb'e Wc o12 bc' bcB. 37 
r2(1+jwCo r3 /r 2) 
Hence, 
e3 gm Gbr 2(l + ýcoCor 3/r23 B. 38 
(%+G to % +C 
))(l+jwC r, 3(1+jwr e, /Cb'e Wc e)('+jGb+G e0 
2(Cbc'+Cb'c')) 
Equation B. 38 can be written as: 
e3 gmGbr2(l + jwTl) B. 39 
el (Gb+Ge)('+jwT2)('+jwT3) (1+jwT4) 
where T4= 
(C We +C b'c') B. 40 
(G b+G e) 
and T1. T2 and T3 are given by Equations B. 259 B. 26 and B. 27. 
we see that Cbc' and C Wc , appear separately only in Equation B. 40. 
P rovi ding C We >c b'c' B. 
41 
then Equation B. 40 reduces to 
T4 =c 
We B. 42. 
Gb+G 
e 
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The capacitance Cbc' and Cb'c , now appear as one term (Cbc' +C b'c') which is 
the whole of Cob' -ý 
H ence C ob can 
be placed between the base terminal B and the collector 
junction C' in the equivalent circuit of Fig. 2.4. See Fig. 2.17. Equation 
B. 41 is valid for most transistors. 
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APPENDIX C 
SIMPLIFIED EQUIVALENT CIRCUIT ANALYSIS 
T he purpose of this Appendix is to show a deviation for the voltage 
and current gain responses from the simplified equivalent circuit of Fig. 2.17 
and to obtain its Miller equivalent circuit, shown in Fig. 2.19 in the main 
text. 
The node current equation at B. B' amd C' of the simplified equivalent 
circuit of Fig-2.17 can be written as: 
( Gb+jwCob)ej -Gb eý -'jwC ob ei z. 
Ii C. 1, 
G be i+ (G b +G e+joCb'e 
)ej =0C. 2 
jwC ej +g e' + (G C. 3 ob m2 L+jtýCob)ej =0 
By definition, the Miller admittýnce Ym at -the input of Fig. 2.18 
circuit is: 
2(ls4) 
ym=, jw C 
ob(l - ej/ej) 
c. 4 
e1- 
and G .3 mU 
GL M 
2 
whereý GL is given by Equation 2.19 
To evaluate and Gm,, ej/ei and ei/ei ratios have to be calculated. 
These ratios can be obtained from the relative solution of Equations C. 2. and 
C. 3, as follows: 
Equation C. 2 gives, 
eý =G 
bel C. 6 
GbýG 
e +j 
c We 
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Substitution of Equation C. 6 into Equation C. 3 gives: 
-jwCobej + 
gmGbel' 
-+ (GL+j4)Cob)ej '= 0 G b+G e +jwc We 
Equation C. 7 yields: ý 
el { 'gm 
Gb-- 
jwc 
ob} = -(G L +jwc ob)ej (G b +G e+jwcble) 
then, 
ej 
(gmG b-jwCob(G b +G e+j("Cb'e) 
)ej 
(Gb+G 
e+jwCb'e) 
(G L+jwCob) 
therefore, 
ej gm G b-jwc ob 
(G b +G e+jtoCb'e) 
(Gb+G 
e+jwCb'e 
)(G L+jwCob) 
C. 7 
C. 8 
and 
ej ej e 
Fr 2r I 2r 
The substitution of Equations C. 6 and C. 8 into Equation C-9 gives: 
ej 9&-i"ýCob (G b+Ge+jwCb'e 
-r e2Gb (G L+jwCob) 
Hence, Y and G. of the simplified Miller equivalent circuit of Fig. 2.18 mm 
given by Equations 6.4 and 6.5, can be evaluated. 
C. 9 
C. 10 
The voltage and current gainsAv and Ai expressions of the simplified 
equivalent circuit of Fig. 2.18 can be formulated as follows: 
The output voltage eo' is given by: 
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eo = Gme2' ZL C. 11 
where GM is the equivalent transcondunctance and it is given by Equation C. 5. 
and,, ZL is given by Equation 2.29 of the main text. 
e' in terms of el is given by Equation C. 6. 2 
Substitution of Equations 2.11 and C. 6 into Equation-C. 11 gives: 
-G GR (1 + jwCORS)e 
el -mbLC. 12 0 (Gb+G 
e +jwc We 
)(l+jwc 
0 
(R s +R L)) 
The voltage gain AvI, is eo'/ell. Hence, Equation C. 12 gives: 
el -G GR (1+jwC R 0mbLoS C. 13 
1 (G b +G e 
+jwc ble 
)(l+jwc 
0 
(R 
s +R 2)) 
By definition, the current gain Ai is, 
z 1. 
A! =A in C. 14 Iv RL 
In which, Z! is the input impedance of the simplified Miller equivalent circuit in 
of Fig. 218', and it is given by 
V=Gb 
+G e +jwcb'e 
in 
(G +G i wC ) (G + Y, )-G 
2 
be ble bmb 
C. 15 
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APPENDIX D 
EXPLICIT SOLUTIONS OF THE SCATTERING PARAMETERS 
OF THE EQUIVALENT ERROR NETWORKS AND THE 
S-PARAMETERS OF THE DEVICE 
To evaluate the error network parameter 10-equations are required. 
These equations are easily obtained from the calibration procedure outlined 
in Section 3.2 of the main text. Substituting for these error parameters 
with their corresponding values into Equations 3.1 - 3.5. the corrected 
S-parameters of the device under test can be calculated. 
The measured reflection and transmission coefficients equations, 
with the device connected, are repeated here for convenience. 
m= 
ý11 
=m+L {m ms3.1, Rl a1a =0 
11 D 21 12 ll(l-S22N22)+M2lMl2N22S2lSl2l 
2 
m 
ý21 
=0 
=m+L (S mm3.2 Tl =a 
1 a2 
LD 21 21 12) 
and, 
m =ý2 N+ IN NS R2 a 21 al=o 11 D 21 12 22(l 
- SUM22) +N2 lN 12 m 22 s 2lSl2} 3.3 
m T2 =ýl =N+ -1 (S NN a2 al=O L. D 12 21 12) 
3.4 
where, 
DS 11 M 22-S22 N 22 - S21 S 12 M 22 N 22 +S 11 S 22 M 
'22 N 22 3.5 
Since'some parameters appear as a product in the a6ove equations, 
namely M21MI2, N21N121 M21N12 and M12N21 it is not necessary to determine 
explicity the scattering parameters of the equivalent error networks. The 
necessary parameters can be redefined as: 
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x1= Mil 
X2 =M 21M12 
X3 M22 
X4 M21NI2 
MM L 
X5 N11 
x6N 21N 12 
x 7' N 22' 
, 
X8M 12 N 21 
NNL 
Equations3.1 - 3.5 then become: 
x 
MR1 x1+D2 {S 11(i -s 22 x 7)'+ X7 s 21 s 12} 
MM+ 
X4 
S Tl D 21 
Mx+x6 R2 5 lS22(l - SHY + x3S12S211 
and, 
N+x8. S T2 U- 12 
where, 
D= (1 -S 11 x 3)(1 - S22 x 7) - x3x7S2lSl2 
The equationsrequired to evaluate the necessary error network 
parameters, discussed in Section 3.2, are: 
3.1 
3.2. 
3.3 
3.4. 
3.5 ý 
m1 =x1 D. 1 
m2 m D. 2 
m3 X5 D. 3 
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M4 N D. 4 
m5 x1 '+X D. 5 3 
X6 
M6 x5 '+X7 D. 6 
X2 
M7 xi + '-X3 D. 7 
X6 
m 8 x 5 + 1-x D. 8 
4 M9 m + '-X3 7 
D. 9 
8 and m lo N + 1-x 3x7 
D. 10 
The error parameters xj9M9 x, and N are obtained directly from 
Equations D. 1 - D. 4. The remaining parameters can be determined by 
simultaneous solutions of Equations D. 5 - D. 10. Thus, Equation 7 
gives: 
x2 'ý (M7 - Ml)(1 - X3) D. 11 
By substitution of X2 into Equation D. 5. X3 can be obtained, therefore: 
X 
M5+M 7-2M, D. 12 M7-M5 
Equations D. 11 and D. 12 give: 
x2 = 
2(M 1- m 5)(M7-Ml) D. 13 
(M7-M5) 
-168- 
Similarly, Equation D. 8 gives: 
x6 `ý (M8 - M3)(1 -YD. 14 
Substitution of X6 into Equation D. 6 gives: 
X7 
%ý m6 -2M3 D. 15 
M8-M6 
Equations D. 15 and D. 14 give: 
X 
2(M 3- m 6)(M8-M3) 
6-m 
8-M 6 
D. 16 
The solution of Equations D. 6 and D. 10 give: 
and 
where, 
(m9-M2)(1 x3x7) D. 17 
X8 (MlO-M4)(1 x3x7) D. 18 
(M 
5 +M 7- 2M 1)(M6+M8 -2M3) x3x7- 
(M 7-M5)(M8-M6) 
D. 19. 
Thus, with the substitution of xl, M,, x, and N from Equations D-1 - DA 
and x 39 x 21 from E. quations D. 13 and D. 14 and x 79 x 69 x4 and x8 from 
Equations D. 15 - D. 19 into Equations 3.1-3.5. The S-parameter values, namely, 
S 119 S 229 S 12 and S 21 can be obtained. 
then, 
sl 11 
- K(l +dND. 20 M22 22)1 
s {1 K(l +cMD. 21 22 N 22 
22)l 
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and 
where, 
and, 
s 12 `- eK 
D. 22 
S21 `2 fK I D. 23 
K+c M22)(1 +d 'N22) ef M22N2i D. 24 
C 
MR1-Mll 
D. 25 
M21M12 
dm R2-N 11 D. 26 
N21 N 12 
e D. 27 
M12N21 
f D. 28 
m 21N 12 
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APPENDIX E 
EQUIVALENT CIRCUIT S-PARAMETERS CALCULATIONS 
The purpose of this appendix is to show a derivation for the 
S-parameters of the equivalent circuit discussed in Chapter 3. The 
result is used in Chapter 6. 
A two-step procedure is involved. 
Step 1. The y-parameters'are calculated from the equivalent circuit of 
Fig. 6.1. as follows'. 
The node current equations of Fig. 6.1 when eo =0 are: 
(el-e 2 
)G 
b+ (e i- e 3)jwCbcl ý Il E. 1 
(e 2- e1 
(G 
b+ (e 2-0) (G e 
+jwc We )+(e 2 -e 3)J()Cb'cl 0 E. 2 
and (e3- e I)jwCbcl+(e 3 -e 2)jtoCb' cl+(e 3-0 
)G 
c +g me2=0E. 
3 
Equations E. 1 - E. 3 can be written in convenient forms as: 
x1e1-Gbe2- jwc bc' e3=11 
-Gb e1+x2e2- jwc Wc e30 
and -jwc bc' e1+x3e2+x4e30 
where, x1=Gb+ jWC bc' 
X2 ýGb+Ge+ jw(c We +c b'c') 
x3 ý gm - jwc b'c' 
N ý' Gc+ jw(c bc' +c b'c') 
in which,, G `2 I/R ,G' 1/R and Gc = 1/Rc b bb' e '2 e 
EA 
E. 5 
E. 6 
E. 7 
E. 8 
E. 9 
E. 10 
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The solution of Equations E'. 5 and E. 6 gives e2 and e3 in tems of 
e1 as follows: 'I 
e2 1" e1A2 /A 1 E. 11 
and 
e3= -e 1A3 /A 1 E. 12 
where, A1=x2x4+ jWC blc'x3 E. 13 
A2ýGbx 4-w 
2C 
bc' C b'c' E. 14 
and A3 ! "' -G bx3 +jWC bc' x2E. 15 
By definition, yll and, 
! 
01 Hence the 
e Y21 ýe 1 eO =0 1 eo =0 
substitution of Equations E. 11 and E. 12 into Equation EA gives: 
x1e1-Gb (e 1A2 /A 1 jwc bc' 
(-e 
1A3 /A 1) 11E. 16 
Equation E. 16 yields: 
el: 
{x AGA+ jwC A1=I A111-b2 bc' 3 E. 17 
Hence, 
Y= 
! 
-, 
1 
1 (x AGA jWC A E. 18 ll e1e =0 
A, 11-b2- bc' 3 
In Fig. 6.19 10 is given by, 
I Oleo=O = -e3GC 
E. 19 
The substitution of Equation E. 12 into Equation E. 19 gives: 
Io = -G cA3e1 
/A 1 E. 20 
Therefore, Y 
! 
-01 -G A /A E. 21 21 =e1 
eo=O c31 
Now, yll and Y21 are found. Next, is to calculate Y22 and Y12* 
These calculations are as follows. 
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The Node current equations for Fig. 6.1 when e1=0 are: 
(eo-O)G 
S +(e 0- e3 
)G 
c=10E. 
22 
(e 3 -e 0 
)G 
c +(e 3- e 2)JwCb' cl+(e 3-O)jwCbc' +g me2m0E. 
23 
(e2-0) (G b +G e 
+jwc b 6)+(e 2 -e 3)j4)Cblcl ý0E. 
24 
where Gs is the admittance of the series branch of C0 and Rs at the output 
of Fig. 6.1. and it is given by Equation 6.14. 
Collecting Equations E. 22 - E. 24 terms give: 
(G +G )e -Ge3 'ý I E. 25 
-G e +(g -jwc )e +(G +jw(C +C ))e '0E. 26 c0m Wc 2c bc' Wc 3 '2 
(G b +G e 
+jw(c We +C b'c' ))e 2-JwCb Cie 3 : -' 
0 E. 27 
Equations E. 25 - E. 27 can be also written in convenient foms 
as: 
x5e-Ge3=IE. 28 
-G e +x e +x +x e0E. 29 c032243 
x2e 2-jwCb C, e 3 'ý 
0' E. 30 
where, x5 `2 Gs+GcE. 31 
and, x 29 x3 and x4 are given by Equations E. 8 - E. 10 respectively. 
Also by definition, 
LO 
and' 
ýI 
Y22 'ý e ole 1 =0 
Y12 ý eoIej=O 
Similarly, the solution of Equations E. 29 and E. 30 gives, e2 and e3 
in tems of eo as follows: 
e2 =-jwCb. C, Gceo/Al 
E. 32 
and e3 : '- Gcx2e0 /A 1 E. 33 
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The substitution of Equations E. 32 and E. 33 into Equation E. 28 
gives: 
Hence, 
gives: 
x5e-G (x 2Ge /A 1) =IE. 34 
Equations E. 34 yields: 
= 
eo 
(x 2 I-A-xGE. 35 
0e1512c 
101 
= (x AxG2 )/A E. 36 Y22 '= eoe =0 
51-2c1 
In Fig. 6.1,1 1 is given by: 
-(G be2+ jwCbcl e 3) 
E. 37 
The substitution of Equations E. 32 and E. 33 into Equation E. 37- 
10C- ljujc x+ JwC ICIG } E. 38 llel=o =- -A-, bc' 2bb 
', I Gc A 
Therefore, i5E. 39 Y12 'g eo el=O 
*A -1 
in which, A5 1"' jW(x 2C bc' +G bC bc') 
E. 40 
The y1j, Y219 Y22 and Y12- parameters of the equivalent circuit of 
Fig. 6.1 are now given by Equations E. 18, E. 21, E. 36 and E. 39 respectively. 
Step 2. Knowing the y-parameters, the S-parameters can be found. The 
following transformation equations are used in calculating the equivalent 
circuit s-parameters. Firsts the y-parameters have to be normalized to a 
50-0 as shown in the following transformation equation . 
6(ls6) 
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where, 
and 
s 
ll 'ý 
((l )A 12 ' -Yll)('+yi2) + Y2'1 Y12 
E. 41 
s 21 ý-2y2', /Al 2 
E. 42 
S12 2y! 2 /A2 
E. 43 
S22 (1+41)(1-yý2) + yil Y12) /A2ý E. 44 
Af 2 
(J+y il)(1 + yid-yilyk E. 45 
Yll 5O. Yll E. 46 
Yii = 50 'Y21 
E. 47 
Y12 = 50 'Y12 
E. 48 
Yi2 = 50 *Y22 E. 
49 
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APPENDIX F 
S-PARAMETERSAND OBJECTIVE FUNCTION 
ANALYSIS SUBROUTINE 
i 
EXTERNAL FUNCT 
DIMENSION X(7), DX(7), BL(7), BU(7) 
COMPLEX SC(4,8), SM(4,8) 
COMMON XY(7), Y(7), W(4), SC, SM, STARIF, NF, FINC 
N=7 
EPS I. OE-9 
ITNO 500 
FREQ 20 
READ(5,1) X 
1 FORMAT(7ElO. 4) 
READ (5,2) DX 
2 FORMAT(7ElO, 4) 
READ (5.3)BL 
3 FORMAT(7ElO. 4) 
READ(5,4) BU 
4 FORMAT(7EI0.4) 
READ (5,5)' (W (II =1 4) 
5 FORMAT (4F10.2) 
READ (5,6) STARIFNF, FINC 
6 FORMAT (3EI0.4) 
DO 8 J=1, NF 
READ(5,7) (SM(I, J), I=1,4) 
7 FORMAT(8FI0.4) 
8 CONTINUE 
CALL OPTHK3(FUNCT, N, X, DX, BL, BU, EPS, ITNO, FREQ, Y, FY) 
WRITE(6,9)-Y(I), I=1,7) 
9 FORMAT(7EI0.4) 
WRITE (6,10) FY 
10 FORMAT (ElO. 5) 
DO 12 J=INF, 
12 WRITE (6.2) (SC(I, J), I=1,4) 
20 FORMAT (8EI0.4) 
STOP 
END 
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FUNCTION FUNCT(X) 
REAL X(l ) 
COMPLEX SC(4,8), SM(4,8), Xl, X2, X3, X4, X5, AIA2, A3, A4, A5, Yll, 
Y12, Y21, Y22 
COMMON XY(7), Y(7), W(4), SC, SM, STARTF, N. TFINC 
F=O. O 
FUNCT=O. 0 
F2 = 0.0 
J=l 
STARTQ=STARTF 
10 F=STARTQ 
OMEGA=6.283185308*F 
Xl=X(1)+CMPLX(O, OMEGA)*X(5)*l. OE-9 
X2=X(1)+(7)+CMPLX(O, OMEGA)*(X(4)+0.36E-3-X(5))*I. OE-9 
X3=0 
0 
*X(7) - CMPLX(O., OMEGA)*l. OE-9*(0.36E-3 - X(5)) 
X4=X(2) + CMPLX(O, OMEGA)*0.36E-12 
X5=X(2)+CMPLX(O., OMEGA)*X(6)*l. OE-9/(1.0+COMPLX(O, OMEGA)*X(6) 
1*1. OE-9/X(3)) 
AI=X2*X4+CMPLX(O. OMEGA)*X3*1. OE-9*(0.36E-3-X(5)) 
A2=X(I)*X4-OMEGA**2*X(5)*I. OE-18*(0.36E-3-X(5)) 
A3=CMPLX(O, OMEGA)*X(5)*X2*1. OE-9 -X(1)*X3 
A5=CMPLX(O, OMEGA)*X(5)*X2*1. OE-9 + CMPLX(O, OMEGA)*X(l) 
1 *1. OE-9*(0.36E-3-X(5)) 
Yll=(XI*Al-X(1)*A2-CMPLX(OIOMEGA)*X(5)*A3*1. OE-9)/Al 
Y21 = -X(2)*A3/Al 
Y12 =- X(2)*A5/Al 
Y22 = (X5*Al - X(2)**2*X2)A. 1 
A4=(1.0 + 50.0*Yll)*(1.0 + 50.0*Y22) - 2500. *Y21*Yl2 
SC(I, J) = ((1.0-50. *Yll)*(1.0+50. *Y22) + 2500. *YI2*Y21)/A4 
SC(2, J) =- 100. *Y21/A4 
SC(3, J) =- 100.0*Yl2/A4 
SC(4, J) = ((1.0+50. *Yll)*(1.0-50. *Y22) + 2500. *YI2*Y21)/A4 
DO 100 I=1,4 
100 F2=F2+W(I)*((REAL(Sc(IJ) - SM(I, J)))**2 + (AIMAG(SC(I, J) 
I -SM(I, J)))**2) 
FUNCT=FUNCT+F2 
J=J+l 
STARTQ=STARTQ+FINC 
IF(J. LE. NF) GO TO 10 
RETURN 
END 
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In which,, X(l) 
X(2) 
X(3) 
X(4) 
X(5) 
X(6) 
X(7) 
x 
DX 
BL 
l/R bb' 
I/R 
c 
l/R 
s 
C be' 
C bc' 
C0 
1/R 
e 
Initial component values 
Step sizes 
Low bounds 
BU = Upper bounds 
SM = Measured values (s-parameters) 
SC Calculated values (s-parameters) 
and 0.36E-12 is the output capacitance Cob (measured value)- 
% is the d. c. current gain. W(I) weighting factors. 
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